Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

Similar documents
ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Integrated Circuits & Systems

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Practice 3: Semiconductors

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

Lecture 12: MOSFET Devices

FIELD-EFFECT TRANSISTORS

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOS Transistor I-V Characteristics and Parasitics

MOSFET: Introduction

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Lecture 3: CMOS Transistor Theory

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

EE 560 MOS TRANSISTOR THEORY

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 4: CMOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE105 - Fall 2006 Microelectronic Devices and Circuits

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor Theory

EE105 - Fall 2005 Microelectronic Devices and Circuits

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Lecture 5: CMOS Transistor Theory

MOS Transistor Properties Review

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

MOSFET Physics: The Long Channel Approximation

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Chapter 4 Field-Effect Transistors

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

MOS Transistor Theory

ECE 546 Lecture 10 MOS Transistors

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

VLSI Design The MOS Transistor

Microelectronics Part 1: Main CMOS circuits design rules

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

The Devices: MOS Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Device Models (PN Diode, MOSFET )

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

MOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material

Lecture 11: MOS Transistor

6.012 Electronic Devices and Circuits Spring 2005

ECE 342 Electronic Circuits. 3. MOS Transistors

EE5311- Digital IC Design

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ECE315 / ECE515 Lecture-2 Date:

Important! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model

Metal-oxide-semiconductor field effect transistors (2 lectures)

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

ECE 497 JS Lecture - 12 Device Technologies

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

MOS Capacitors ECE 2204

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

The Gradual Channel Approximation for the MOSFET:

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture #25. Due in class (5 PM) on Thursday May 1 st. 20 pt penalty for late submissions, accepted until 5 PM on 5/8

ECE-305: Spring 2016 MOSFET IV

Device Models (PN Diode, MOSFET )

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Lecture 04 Review of MOSFET

ECE-305: Fall 2017 MOS Capacitors and Transistors

DC and Transient Responses (i.e. delay) (some comments on power too!)

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

The Devices. Jan M. Rabaey

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

Transcription:

ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 5: Januar 6, 17 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation! Level 1 Model Review: MOS Capacitor with External Bias! Three Regions of Operation: " Accumulation Region V G < " Depletion Region V G >, small " Inversion Region V G, large Review: MOS Capacitor with External Bias! Three Regions of Operation: " Accumulation Region V G < " Depletion Region V G >, small " Inversion Region V G, large Subthreshold/cutoff Above threshold Subthreshold/cutoff Above threshold Penn ESE 57 Spring 17 Khanna 3 Penn ESE 57 Spring 17 Khanna 4 Review: MOS Capacitor with External Bias Review: nmos = MOS cap + source/drain! Three Regions of Operation: " Subthreshold/Cutoff Region V G < V SB = V G V D V S " Above threshold/inversion Region V G x d = ε Si Φ Fp V SB q N A Subthreshold/cutoff Above threshold Penn ESE 57 Spring 17 Khanna 5 Penn ESE 57 Spring 17 Khanna 6 1

Review: Threshold Voltage MOSFET IV Characteristics 5 V for V SB = = = Φ GC Q ox C ox Φ F Q B C ox for V SB!= = +γ Φ F V SB Φ F γ = qn Aε Si C ox S Drain current [arbitrar unit] 4 3 1 Penn ESE 57 Spring 17 Khanna 7 4 6 8 1 Penn ESE 57 Spring 17 Khanna Gate to source voltage [V] Define: V th = Threshold Voltage 8 MOSFET IV Characteristics Cutoff Region << NMOS TRANSISTOR IN CUTOFF REGION V < H V G V D V S S V H V th Substrate or Bulk B p Depletion region Immobile acceptor ions No depletion or inversion laer under oxide, no current flow Penn ESE 57 Spring 17 Khanna V 9 1 Onset of Inversion Region = n + δ V = Linear Region V small, V < V G V D Q I Q B n + n + Channel acts like voltage controlled resistor Current flows proportional to V V As V D increases, channel depth at the drain decreases Depletion region, and thin inversion laer aka channel Thermal equilibrium in channel, no current flow 11 1

Channel Voltage! Voltage varies along channel! Channel acts as a resistor " Serves as a voltage divider between V S and V D = =L 13 V 14 = =L = =L Vd V Vs 15 Vd V Vs 16 Linear/Saturation Region Edge V = = =L Vd V Vs 17 n + n + Voltage divider along channel, until pinch off As V D increases, channel depth at the drain decreases 18 3

Channel Field! hen voltage gap V G V drops below V th, channel drops out of inversion Saturation Region V > " If V = V th # V =V G V D = V th V V AT Vx = V AT n + z n + 19 Channel Field Linear Region! hen voltage gap V G V drops below V th, drops out of inversion " hat if V > V th #V > V th? " Upper limit on current, channel is pinched off " nmos current saturated V small, V < n + z n + 1 Linear Region Linear Region V small, V < n + z n + V Boundar Conditions: V= = V S =, V=L = V =V D Mobile charge in inverted channel: Q I = C ox [ V ] z x d dr = µ n µ n = electron mobilit = cm /V sec 3 4 4

Linear Region d Q I = C ox [ V ] dr = µ n dv dv CS I C = dr = D µ n d µ n dv C = d Linear Region # L V V V V & GS T Integrate along the channel: V= = V S =, V=L = V k k = k L L V d = µ n dv C L = µ n V V C dv C L V V V V GS T 5 = k L V V = k V V 6 @V = V AT = V = V AT and V AT = Assumptions: LINEAR SAT V = V AT = sat L V T SAT IN GENERAL sat 7 8 Saturation Saturation SAT V AT ΔL n + n+ V > L L V GS & L empiricall ΔL V V AT L 1 λ V If λv <<1, L 1 λ V 1+ λ V SAT L L V GS & L empricall ΔL V V AT L 1 λ V If λv <<1, L 1 λ V 1+ λ V L 1+ λ V 9 3 5

# L V V & # L V V & L V T 1+ λ V L V T 1+ λ V DISCONTINUOUS! @ V = V AT λ= λ= 31 3 # L V V V V & GS T 1+ λ V # L V V V V & GS T 1+ λ V L V T 1+ λ V DISCONTINUOUS! @ V = V AT λ= Level 1 model λv <<1 L V T 1+ λ V DISCONTINUOUS! @ V = V AT λ= 33 34, V SB nmos IV Characteristics = +γ Φ F V SB Φ F # L V V V V V & GS T SB 1+ λ V L V SB 1+ λ V = f,v,v SB V Tn Cutoff/Subthreshold µ = n & L V V V GS Tn SB V V 1+ λ V > n,v < n Linear/Resistive µ n L V V V GS Tn SB 1+ λ V > n,v n Saturation 35 36 6

pmos IV Characteristics Measurement of Parameters k, γ D V Tp µ = p L Cutoff/Subthreshold & V V V GS Tp SB V V 1+ λ V < p,v > p Linear/Resistive µ p L V V V GS Tp SB 1+ λ V < p,v p Saturation G S B => SA T 37 38 Measurement of Parameters λ Big Idea => SAT! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation " Pinch Off " Channel length modulation! Level 1 Model " =f, V, V SB " Empirical measured parameters: k, γ,λ 39 4 Admin! H 3 due Thursda, / " Posted tonight after class " Gets ou started with Cadence " Make sure ou can access Cadence tonight or tomorrow " Don t wait until night before homework is due Penn ESE 57 Spring 17 Khanna 41 7