Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

Similar documents
BF556A; BF556B; BF556C

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

60 V, 0.3 A N-channel Trench MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

BF545A; BF545B; BF545C

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

PHP110NQ08T. N-channel TrenchMOS standard level FET

N-channel TrenchMOS logic level FET

BUK A. N-channel TrenchMOS logic level FET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PHB108NQ03LT. N-channel TrenchMOS logic level FET

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

BUK A. N-channel TrenchMOS standard level FET

4-bit magnitude comparator

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

The 74LV08 provides a quad 2-input AND function.

PSMN BS. High efficiency due to low switching and conduction losses

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

BUK A. N-channel TrenchMOS logic level FET

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

DATA SHEET. BF1203 Dual N-channel dual gate MOS-FET DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2000 Dec 04.

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

N-channel TrenchMOS standard level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

N-channel TrenchMOS logic level FET

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

Low-power dual Schmitt trigger inverter

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC280; 74HCT bit odd/even parity generator/checker

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

BUK B. N-channel TrenchMOS standard level FET

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

DATA SHEET. PMBFJ308; PMBFJ309; PMBFJ310 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

BUK B. N-channel TrenchMOS logic level FET

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

BCM857BV; BCM857BS; BCM857DS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

BLA6H LDMOS avionics power transistor

74HC153-Q100; 74HCT153-Q100

74HC151-Q100; 74HCT151-Q100

The 74AXP1G04 is a single inverting buffer.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

Low-power configurable multiple function gate

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

The 74AUP2G34 provides two low-power, low-voltage buffers.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

7-stage binary ripple counter

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

Transcription:

Rev. 2 15 September 211 Product data sheet 1. Product profile 1.1 General description Two N-channel symmetrical junction field-effect transistors in a SOT363 package. CAUTION This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling. 1.2 Features and benefits Two field effect transistors in a single package Low noise Interchangeability of drain and source connections High gain. 1.3 Applications AM input stage in car radios VHF amplifiers Oscillators and mixers. 1.4 Quick reference data Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit Per FET V DS drain-source voltage - - 25 V V GSoff gate-source cut-off V DS =1V; I D =1 A 2-6.5 V voltage I DSS drain current V GS = V; V DS =1V 24-6 ma P tot total power T s 9 C - - 19 mw dissipation y fs forward transfer admittance V DS = 1 V; I D =1mA 1 - - ms

2. Pinning information Table 2. Discrete pinning information Pin Description Simplified outline Symbol 1 source (1) 2 source (2) 6 5 4 6 3 gate (2) 4 drain (2) 5 drain (1) 1 2 3 6 gate (1) 4 3 2 sym34 5 1 3. Ordering information 4. Marking Table 3. Ordering information Type number Package Name Description Version - plastic surface mounted package; 6 leads SOT363 Table 4. Marking Type number Marking code [1] A8* [1] * = p: made in Hong Kong. * = t: made in Malaysia. * = W: made in China. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 2 of 14

5. Limiting values 6. Thermal characteristics Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit Per FET V DS drain-source voltage - 25 V V GSO gate-source voltage open drain - 25 V V GDO drain-gate voltage open source - 25 V I G forward gate current (DC) - 5 ma P tot total power dissipation T s 9 C - 19 mw T stg storage temperature 65 +15 C T j junction temperature - 15 C Table 6. Thermal characteristics Symbol Parameter Conditions Typ Unit R th(j-s) thermal resistance from junction single loaded [1] 315 K/W to soldering points double loaded [1] 16 K/W [1] T s is the temperature at the soldering point of the gate pins, see Figure 1. 4 P tot (mw) 3 (1) 1aaa742 2 (2) 1 5 1 15 2 T s ( C) (1) Double loaded. (2) Single loaded. Fig 1. Power derating curve. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 3 of 14

7. Static characteristics Table 7. Characteristics T j = 25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Per FET V (BR)GSS gate-source breakdown I G = 1 A; V DS = V 25 - - V voltage V GSoff gate-source cut-off voltage I D = 1 A; V DS = 1 V 2-6.5 V V GSS gate-source forward voltage I G = 1 ma; V DS = V - - 1 V I DSS drain-source leakage current V DS = 1 V; V GS = V 24-6 ma I GSS gate-source leakage current V GS = 15 V; V DS = V - - 1 na R DSon drain-source on-state V GS = V; V DS =1mV - 5 - resistance y fs common source forward I D = 1 ma; V DS = 1 V 1 - - ms transfer admittance y os common source output admittance I D = 1 ma; V DS = 1 V - - 25 S 8. Dynamic characteristics Table 8. Characteristics T j = 25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Per FET C iss input capacitance V DS = 1 V; V GS = 1 V; f =1 MHz - 3 5 pf V DS = 1 V; V GS = V; T amb = 25 C - 6 - pf C rss reverse transfer capacitance V DS = V; V GS = 1 V; f = 1 MHz - 1.3 2.5 pf g is common source input V DS = 1 V; I D = 1 ma; f = 1 MHz - 2 - S conductance V DS = 1 V; I D = 1 ma; f = 45 MHz - 3 - ms g fs common source transfer V DS = 1 V; I D = 1 ma; f = 1 MHz - 13 - ms conductance V DS = 1 V; I D = 1 ma; f = 45 MHz - 12 - ms g rs common source reverse V DS = 1 V; I D = 1 ma; f = 1 MHz - 3 - S conductance V DS = 1 V; I D = 1 ma; f = 45 MHz - 45 - S g os common source output V DS = 1 V; I D = 1 ma; f = 1 MHz - 15 - S conductance V DS = 1 V; I D = 1 ma; f = 45 MHz - 4 - S V n equivalent input noise voltage V DS = 1 V; I D = 1 ma; f = 1 Hz - 6 - nv/ Hz All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 4 of 14

5 mcd22 2 mcd219 I DSS (ma) 4 y fs (ms) 16 3 12 2 8 1 4 1 2 3 4 V GSoff (V) 2 4 6 8 V GSoff (V) V DS = 1 V; T j = 25 C. V DS = 1 V; I D = 1 ma; T j = 25 C. Fig 2. Drain current as a function of gate-source cut-off voltage; typical values. Fig 3. Common source forward transfer admittance as a function of gate-source cut-off voltage; typical values. 15 mcd221 8 mcd222 g os (μs) R DSon (Ω) 6 1 4 5 2 1 2 3 4 V GSoff (V) 1 2 3 4 V GSoff (V) V DS = 1 V; I D = 1 ma; T j = 25 C. V DS = 1 mv; V GS = V; T j = 25 C. Fig 4. Common-source output conductance as a function of gate-source cut-off voltage; typical values. Fig 5. Drain-source on-state resistance as a function of gate-source cut-off voltage; typical values. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 5 of 14

4 I D (ma) (1) mcd217 4 I D (ma) mcd214 3 (2) 3 2 (3) 2 (4) 1 1 (5) (6) 4 8 12 16 V DS (V) 4 3 2 1 V GS (V) T j = 25 C. V DS = 1 V; T j = 25 C. Fig 6. Typical output characteristics. Fig 7. Typical transfer characteristics. 4 C rs (pf) 3 mcd224 1 C is (pf) 8 mcd223 6 2 4 1 2 1 8 6 4 2 V GS (V) 1 8 6 4 2 V GS (V) V DS = 1 V; T j = 25 C. V DS = 1 V; T j = 25 C. Fig 8. Reverse transfer capacitance as a function of gate-source voltage; typical values. Fig 9. Input capacitance as a function of gate-source voltage; typical values. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 6 of 14

1 3 I D (μa) 1 2 mcd229 1 1 1 1 1 2 1 3 2.5 2. 1.5 1..5 V GS (V) Fig 1. V DS = 1 V; T j = 25 C. Drain current as a function of gate-source voltage; typical values. 1 4 mcd23 I GSS (pa) 1 3 (1) 1 2 (2) 1 (3) 1 (4) 1 1 4 8 12 16 V DG (V) Fig 11. T j = 25 C. Gate current as a function of drain-gate voltage; typical values. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 7 of 14

1 4 mcd231 I GSS (pa) 1 3 1 2 1 1 1 1 25 25 75 125 175 T j ( C) Fig 12. Gate current as a function of junction temperature; typical values. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 8 of 14

1 2 mcd228 1 2 mcd227 g is, b is (ms) 1 b is g fs, b fs (ms) g fs 1 1 b fs g is 1 1 1 1 2 1 3 f (MHz) 1 1 1 2 1 3 f (MHz) V DS = 1 V; I D = 1 ma; T amb = 25 C. V DS = 1 V; I D = 1 ma; T amb = 25 C. Fig 13. Input admittance as a function of frequency; typical values. Fig 14. Forward transfer admittance as a function of frequency; typical values. 1 2 mcd226 1 2 mcd225 b rs, g rs (ms) 1 b os, g os (ms) 1 b rs 1 b os 1 1 1 g rs g os 1 2 1 1 2 1 3 f (MHz) 1 1 1 1 2 1 3 f (MHz) V DS = 1 V; I D = 1 ma; T amb = 25 C. V DS = 1 V; I D = 1 ma; T amb = 25 C. Fig 15. Reverse transfer admittance as a function of frequency; typical values. Fig 16. Output admittance as a function of frequency; typical values. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 9 of 14

9. Package outline Plastic surface-mounted package; 6 leads SOT363 D B E A X y H E v M A 6 5 4 Q pin 1 index A 1 2 3 A 1 c e 1 b p w M B L p e detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 bp c D E e e max 1 H E Lp Q v w y mm 1.1.1.8.3.2.25.1 2.2 1.8 1.35 1.15 1.3.65 2.2 2..45.15.25.15.2.2.1 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT363 SC-88 4-11-8 6-3-16 Fig 17. Package outline. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 1 of 14

1. Revision history Table 9. Revision history Document ID Release date Data sheet status Change notice Supersedes v.2 211915 Product data sheet - v.1 Modifications: v.1 (9397 75 136) The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Package outline drawings have been updated to the latest version. 24511 Product data sheet - - All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 11 of 14

11. Legal information 11.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 11.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 11.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 6134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 12 of 14

Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 11.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 12. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 15 September 211 13 of 14

13. Contents 1 Product profile.......................... 1 1.1 General description..................... 1 1.2 Features and benefits.................... 1 1.3 Applications........................... 1 1.4 Quick reference data.................... 1 2 Pinning information...................... 2 3 Ordering information..................... 2 4 Marking................................ 2 5 Limiting values.......................... 3 6 Thermal characteristics.................. 3 7 Static characteristics..................... 4 8 Dynamic characteristics.................. 4 9 Package outline........................ 1 1 Revision history........................ 11 11 Legal information....................... 12 11.1 Data sheet status...................... 12 11.2 Definitions............................ 12 11.3 Disclaimers........................... 12 11.4 Trademarks........................... 13 12 Contact information..................... 13 13 Contents.............................. 14 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 211. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 15 September 211 Document identifier: