ECE 305: Fall MOSFET Energy Bands

Similar documents
ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Spring 2016 MOSFET IV

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Lecture 11: MOSFET Modeling

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

ECE-305: Fall 2016 Minority Carrier Diffusion Equation (MCDE)

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

EECS130 Integrated Circuit Devices

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

ECE-305: Spring 2018 Exam 2 Review

MOSFET Physics: The Long Channel Approximation

Lecture 3: Transistor as an thermonic switch

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Bipolar Junction Transistors: Solving Ebers-Moll Problems

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

The Devices: MOS Transistors

Lecture 04 Review of MOSFET

Lecture 8: Ballistic FET I-V

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Lecture 6: 2D FET Electrostatics

Lecture #27. The Short Channel Effect (SCE)

Supporting information

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Chapter 5 MOSFET Theory for Submicron Technology

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Semiconductor Physics fall 2012 problems

ECE-305: Spring Carrier Action: II. Pierret, Semiconductor Device Fundamentals (SDF) pp

The Gradual Channel Approximation for the MOSFET:

Biasing the CE Amplifier

CMOS Technology for Computer Architects

Performance Analysis of Ultra-Scaled InAs HEMTs

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

Digital Integrated Circuits

N Channel MOSFET level 3

Section 12: Intro to Devices

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Appendix 1: List of symbols

V t vs. N A at Various T ox

ECE 342 Electronic Circuits. 3. MOS Transistors

Device Models (PN Diode, MOSFET )

Ultra-Scaled InAs HEMTs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Practice 3: Semiconductors

MOS Transistor Theory

MOS Transistor I-V Characteristics and Parasitics

Integrated Circuits & Systems

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

MOSFET: Introduction

Nanoscale CMOS Design Issues

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Semiconductor Physics Problems 2015

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

Extensive reading materials on reserve, including

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

MOS Transistor Properties Review

Energy Bands & Carrier Densities

Device Models (PN Diode, MOSFET )

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

MOS CAPACITOR AND MOSFET

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

EE 560 MOS TRANSISTOR THEORY

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

Lecture 35: Introduction to Quantum Transport in Devices

Lecture 12: MOSFET Devices

Simple Theory of the Ballistic Nanotransistor

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Effect of Illumination on Organic Polymer Thin-Film Transistors

ECE315 / ECE515 Lecture-2 Date:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE315 / ECE515 Lecture 11 Date:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

A Multi-Gate CMOS Compact Model BSIMMG

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

CMOS Inverter (static view)

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Physics-based compact model for ultimate FinFETs

Lecture 18 Field-Effect Transistors 3

AS MOSFETS reach nanometer dimensions, power consumption

Spring Semester 2012 Final Exam

Characteristics Optimization of Sub-10 nm Double Gate Transistors

Technology Development for InGaAs/InP-channel MOSFETs

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

Transcription:

ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals (SDF) Chapter 17 (pp. 611-616) 11/7/2016 1

Example: 32 nm N-MOS technology 11/7/2016 2

summary Given the measured characteristics of a MOSFET, you should be able to determine: 1. on-current: I ON 2. off-current: I OFF 3. subthreshold swing, S 4. drain induced barrier lowering: DIBL 5. threshold voltage: V T (lin) and V T (sat) 6. on resistance: R ON 7. drain saturation voltage: V DSAT 8. output resistance: r o 9. transconductance: g m Our goal is to understand these device metrics. 11/7/2016 3

understanding MOSFETs 0 V GS > V T V D n-si n-si p-si To understand any semiconductor device, we should first draw an Energy Band Diagram. 11/7/2016 4

normal to the channel DV OX f S E i E F E FM Si E V 5 metal x 11/7/2016 5

equilibrium E-band diagram: 3 separate pieces 0 V GS 0 n-si n-si p-si E F E F E F E V E V source channel drain 11/7/2016 6

E V source channel drain equilibrium E-band diagram: 3 separate pieces E F E F E F EV 1) Equilibrium: Fermi level is constant 2) Changes in electrostatic potential, change the electron s energy. E V ( y) = 0 - qf ( y) ( y) = E V 0 - qf ( y) 11/7/2016 7

putting the 3 pieces together (equilibrium) E F E V source channel drain E V y ( y) = 0 - qf y ( ) ( x) = E V 0 - qf ( y) 11/7/2016 8

final result: one semiconductor with 3 regions E Now, what effect does a gate voltage have? E F E V source channel drain E V ( y) = 0 - qf ( y) ( y) = E V 0 - qf ( y) 9

equilibrium energy band diagram A positive gate voltage will increase the electrostatic potential in the channel and therefore lower the electron energy in the channel. 0 V GS 0 n-si n-si p-si x 11/7/2016 10

the transistor as a barrier controlled device E V G low gate voltage E F E F V D = V S = 0 source channel drain 11/7/2016 11 y

the transistor as a barrier controlled device E V G low gate voltage E = -qv F n source channel drain 11/7/2016 12 F n y high drain voltage

the transistor as a barrier controlled device E V G high gate voltage E = -qv F n source 11/7/2016 13 F n y high drain voltage

effect of gate voltage first V G E low gate voltage = 0 - qf s E F high gate voltage y 11/7/2016 14

Now add a small drain voltage V G E What if we apply a small positive voltage to the drain? 1) The Fermi level in the drain is lowered. y F n 2) The conduction band is lowered too, but the electron density stays the same. constant electric field substantial electron density 15

how transistors work 2007 N-MOSFET V GS V GS (Courtesy, Shuji Ikeda, ATDF, Dec. 2007) 11/7/2016 16

understanding DIBL I D ( ma mm) threshold voltage V T ( ) V DS V DS = V DD I ON V DS = 0.05 V V GS V TSAT V TLIN V DD 11/7/2016 17

log 10 I D ( ma mm) understanding DIBL transfer characteristics: V DS = V DD I ON V DS = 0.05 V DIBL º DV GS DV DS ( mv V) V GS V TSAT V TLIN V DD 11/7/2016 18

understanding DIBL E V G DIBL F n F n ( low V DS ) source channel drain F n ( high V DS ) 11/7/2016 19

understanding DIBL 0 V GS V DS > 0 n-si E y n-si p-si 11/7/2016 20

2D energy band diagrams 0 V GS > V T V D n-si n-si p-si x y We have been discussing energy band diagrams from the source to the drain along the top of the Si, but more generally, we should look at the 2D energy band diagram. 11/7/2016 21

2D energy band diagram on n-mosfet a) device b) equilibrium (flat band) c) equilibrium (f S > 0) d) non-equilibrium with V G and V D > 0 applied F N 22 S.M. Sze, Physics of Semiconductor Bermel ECE 305 Devices, F16 1981 and Pao and Sah.

limits to barrier control: quantum tunneling 4) 3) 2) 1) 11/7/2016 23 from M. Luisier, ETH Zurich / Purdue

conclusions A MOSFET can be understood by connecting the MOS band diagram with the source and drain across the channel A MOSFET (and most transistors) are barriercontrolled devices A high gate voltage lowers the barrier to current flow, thus increasing current (as seen in the transfer characteristics) Drain-induced barrier lowering (DIBL) is caused by an asymmetric barrier band diagram 11/7/2016 24