ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Similar documents
ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

EE 560 MOS TRANSISTOR THEORY

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOSFET Devices

FIELD-EFFECT TRANSISTORS

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 11: MOS Transistor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Section 12: Intro to Devices

Lecture 3: CMOS Transistor Theory

Electrical Characteristics of MOS Devices

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

MOS Transistor I-V Characteristics and Parasitics

Section 12: Intro to Devices

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

an introduction to Semiconductor Devices

Semiconductor Physics Problems 2015

Lecture 4: CMOS Transistor Theory

MOSFET: Introduction

Integrated Circuits & Systems

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Extensive reading materials on reserve, including

MOS CAPACITOR AND MOSFET

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Capacitors ECE 2204

Lecture 5: CMOS Transistor Theory

Lecture 22 Field-Effect Devices: The MOS Capacitor

EECS130 Integrated Circuit Devices

Lecture 04 Review of MOSFET

ECE 340 Lecture 39 : MOS Capacitor II

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

EE105 - Fall 2006 Microelectronic Devices and Circuits

Practice 3: Semiconductors

ECE-305: Fall 2017 MOS Capacitors and Transistors

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Semiconductor Physics fall 2012 problems

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices: MOS Transistors

The Intrinsic Silicon

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

MOS Transistor Properties Review

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

EECS130 Integrated Circuit Devices

MOS Transistor Theory

ECE 546 Lecture 10 MOS Transistors

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Lecture 6: 2D FET Electrostatics

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

Microelectronics Part 1: Main CMOS circuits design rules

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 497 JS Lecture - 12 Device Technologies

Classification of Solids

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

6.012 Electronic Devices and Circuits

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

1. The MOS Transistor. Electrical Conduction in Solids

VLSI Design The MOS Transistor

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Device Models (PN Diode, MOSFET )

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

EE105 - Fall 2005 Microelectronic Devices and Circuits

Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005

MOSFET Physics: The Long Channel Approximation

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

MOS Transistor Theory

Metal-oxide-semiconductor field effect transistors (2 lectures)

Transcription:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna

Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cut-off " Depletion " Inversion " Threshold Voltage 2

CMOS Layers! Standard n-well Process " Active (Diffusion) (Drain/Source regions) " Polysilicon (Gate Terminals) " Metal 1, Metal 2, Metal3 " Poly Contact (connects metal 1 to polysilicon) " Active Contact (connects metal 1 to active) " Via (connects metal 2 to metal 1) " nwell (PMOS bulk region) " n Select (used with active to create n-type diffusion) " p Select (used with active to create p-type diffusion) 3

CMOS Process Enhancements! Interconnect " Metal Interconnect (up to 8 metal levels) " Copper Interconnect (upper two or more levels) " Polysilicon (two or more levels, also for high quality capacitors) " Stacked contacts and vias! Circuit Elements " Resistors " Capacitors " BJTs 4

CMOS Process Enhancements! Interconnect " Metal Interconnect (up to 8 metal levels) " Copper Interconnect (upper two or more levels) " Polysilicon (two or more levels, also for high quality capacitors) " Stacked contacts and vias! Circuit Elements " Resistors " Capacitors " BJTs! Devices " Multiple thresholds (High and low V t ) " High-k gate dielectrics " FinFET 5

High-K dielectric SiO 2 Dielectric Poly gate MOSFET High-K Dielectric Metal gate MOSFET Dielectric constant=3.9 Dielectric constant=20 6

High-K dielectric Survey Wong/IBM J. of R&D, V46N2/3P133 168, 2002 7

22nm 3D FinFET Transistor High-k gate dielectric Tri-Gate transistors with multiple fins connected together increases total drive strength for higher performance http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-details_presentation.pdf 8

CMOS Process Enhancements! Interconnect " Metal Interconnect (up to 8 metal levels) " Copper Interconnect (upper two or more levels) " Polysilicon (two or more levels, also for high quality capacitors) " Stacked contacts and vias! Circuit Elements " Resistors " Capacitors " BJTs! Devices " Multiple thresholds (High and low V t ) " High-k gate dielectrics " FinFET! Silicon on insulator process (SOI) " Fabricate on insulator for high speed/low leakage 9

Semiconductor Physics 10

Silicon Lattice! Cartoon two-dimensional view 11

Energy State View Energy Valance Band all states filled 12

Energy State View Conduction Band all states empty Energy Valance Band all states filled 13

Energy State View Conduction Band all states empty Energy Band Gap Valance Band all states filled 14

Band Gap and Conduction Insulator E c Metal E c E v 8ev OR E v E v E c Semiconductor 1.1ev E c E v 15

Doping! Add impurities to Silicon Lattice " Replace a Si atom at a lattice site with another! E.g. add a Group 15 element " E.g. P (Phosphorus) 16

Doping with P! End up with extra electrons " Donor electrons! Not tightly bound to atom " Low energy to displace " Easy for these electrons to move 17

Doped Band Gaps! Addition of donor electrons makes more metallic " Easier to conduct 0.045ev 1.1ev Semiconductor E c E D E v 18

Doping with B! End up with electron vacancies -- Holes " Acceptor electron sites! Easy for electrons to shift into these sites " Low energy to displace " Easy for the electrons to move " Movement of an electron best viewed as movement of hole 19

Doped Band Gaps! Addition of acceptor sites makes more metallic " Easier to conduct Semiconductor E c 0.045ev 1.1ev E A E v 20

MOSFETs! Donor doping " Excess electrons " Negative or N-type material " NFET! Acceptor doping " Excess holes " Positive or P-type material " PFET 21

MOSFET! Semiconductor can act like metal or insulator " Depends on doping! Use field to modulate conduction state of semiconductor - - - - - - + + + + + 22

MOS Capacitor Charge! MOS gate-to-substrate capacitor " Charge across MOS cap induce e-field + + + + + + + + gate drain source - - - - - - - - - semiconductor 23

MOS Field?! What does capacitor field do to the Donor-doped semiconductor channel? V gs =0 No field - - - - - - 24

MOS Field?! What does capacitor field do to the Donor-doped semiconductor channel? V gs =0 No field - - - - - - + + + + - - - V cap >0 25

MOS Field?! What does capacitor field do to the Donor-doped semiconductor channel? V gs =0 No field - - - - - - + + + + - - - V cap >0 = + + + + + - - - - - - V gs >0 26

MOS Field Effect! Charge on capacitor " Attract or repel charges to form channel " Modulates conduction " Positive " Attracts carriers " Negative? " Repel carriers + + + + + - - - - - - - - - - - - 27

Field Effect?! Effect of positive field on Acceptor-doped Silicon? V gs =0 No field + + + + 28

Field Effect?! Effect of positive field on Acceptor-doped Silicon? V gs =0 No field + + + + + + + + - - - V cap >0 29

Field Effect?! Effect of positive field on Acceptor-doped Silicon? V gs =0 No field + + + + + + + + - - - V cap >0 = + + + + + V gs >0 No conduction 30

Field Effect?! Effect of negative field on Acceptor-doped Silicon? V gs =0 No field + + + + + - - - + + + V cap <0 31

Field Effect?! Effect of negative field on Acceptor-doped Silicon? V gs =0 No field + + + + + - - - + + + V cap <0 - - - V gs >0 = + + + + + 32

MOS Physics - nmos MOS capacitor

Two-Terminal MOS Structure 2 GATE Si Oxide interface n+ n+ 34

Two-Terminal MOS Structure 2 GATE Si Oxide interface n+ n+! Equilibrium (Mass action law) " Product of hole and electron densities is constant at equilibrium " n 0 p 0 =n i 2 n i =1.45x10 10 cm -3 35

Two-Terminal MOS Structure 2 GATE Si Oxide interface n+ n+! n 0 p 0 =n i 2 n i =1.45x10 10 cm -3! Let substrate be uniformly doped with concentration N A 36

Two-Terminal MOS Structure 2 GATE Si Oxide interface n+ n+! n 0 p 0 =n i 2 n i =1.45x10 10 cm -3! Let substrate be uniformly doped with concentration N A " p p0 =N A # n p0 =n i2 /N A 37

Two-Terminal MOS Structure 2 GATE Si Oxide interface n+ n+! n 0 p 0 =n 2 i n i =1.45x10 10 cm -3! Let substrate be uniformly doped with concentration N A " p p0 =N A # n p0 =n i2 /N A If N-type doped substrate: n n0 =N D # p n0 =n i2 /N D 38

P-type Doped Semiconductor Band Gap Free space Electron affinity of silicon Conduction band Intrinsic Fermi level Fermi level Valence band! qφ and E are in units of energy = electron-volts (ev); where 1 ev = 1.6 x 10-19 J.! 1 ev corresponds to energy acquired by a free electron that is accelerated by an electric potential of one volt.! Φ and V corresponds to potential difference in volts. 39

P-type Doped Semiconductor Band Gap Free space E i = E C E V 2 Conduction band Intrinsic Fermi level Fermi level Valence band 40

P-type Doped Semiconductor Band Gap Free space E i = E C E V 2 Conduction band Intrinsic Fermi level Fermi level Valence band Fermi potential: Φ Fp = E F E i q Φ Fp = kt q ln n i N A 41

MOS Capacitor Energy Bands 42

MOS System Band Diagram! Three components put in physical contact " Fermi levels must line up 43

MOS Capacitor with External Bias! Three Regions of Operation (w/ V B =0): " Accumulation Region V G < 0 " Depletion Region V G > 0, small " Inversion Region V G V T, large 44

Accumulation Region! Holes " Accumulate at the silicon-oxide interface! Electrons " Near surface repelled into silicon bulk! Interface accumulated with mobile carriers (holes) 45

Accumulation Region Energy Bands Accumulation V G < 0 Si surface Band bending due to V G < 0 E Fm qv G = E Fp E Fm qφ S qφ(x) qφ Fp E Fp 0 x 46

Depletion Region! Holes " Near silicon-oxide interface repelled into silicon bulk! Electrons " Left behind at interface t ox - - - - -! Interface depleted of mobile carriers (holes) 47

Depletion Region Energy Bands Depletion V G > 0 (small) Si surface Band bending due to V G > 0 qφ(x) qv G = E Fp E Fm qφ S qφ Fp E Fp E Fm x d 0 x 48

Depletion Region Φ Fp = Φ F = kt q ln n i N A < 0 t ox 26 mv at room T - - - - Φ Φ S Φ Fp Surface potential Bulk potential 49

Depletion Region Φ Fp = Φ F = kt q ln n i N A < 0 t ox 26 mv at room T - - - - Φ Φ S Φ Fp Surface potential Bulk potential dq = qn A dx dφ = x dq ε Si Mobile hole charge density (per unit area) in thin layer below surface Potential required to displace dq by distance x 50

Depletion Region Φ Fp = Φ F = kt q ln n i N A < 0 t ox 26 mv at room T - - - - Φ Φ S Φ Fp Surface potential Bulk potential dq = qn A dx dφ = x dq ε Si Mobile hole charge density (per unit area) in thin layer below surface Potential required to displace dq by distance x dφ = q N A x ε Si dx 51

Depletion Region t ox Φ Fp = Φ F = kt q ln n i N A < 0 26 mv at room T - - - - Φ Φ S Φ Fp Surface potential Bulk potential dφ = q N A x ε Si dx Φ Fp dφ = Φ S x d 0 q N A x ε Si dx = q N x 2 A d 2ε Si = Φ Fp Φ S x d = 2ε Si Φ Fp Φ S q N A 52

Depletion Region t ox Φ Fp = Φ F = kt q ln n i N A < 0 26 mv at room T - - - - Φ Φ S Φ Fp Surface potential Bulk potential dφ = q N A x ε Si dx Φ Fp dφ = Φ S x d 0 q N A x ε Si dx = q N 2 A x d 2ε Si = Φ Fp Φ S x d = 2ε Si Φ Fp Φ S q N A 53

Depletion Region Φ Fp = Φ F = kt q ln n i N A < 0 t ox 26 mv at room T - - - - Φ Φ S Φ Fp Surface potential Bulk potential x d = 2ε Si Φ Fp Φ S q N A Q = qn A x d 2ε Si Φ Fp Φ S Q = qn A = 2qN A ε Si Φ Fp Φ S q N A 54

Inversion Region! Holes " Repelled deeper into silicon bulk! Electrons " Attracted to silicon-oxide interface t ox V G V T - -- - - - -! Inversion condition " When Φ S = Φ F " Density of mobile electrons at surface = density of mobile carriers in bulk 55

Inversion Region Energy Bands Inversion V G V T0 > 0 Si surface qφ Fp qv G = E Fp E Fm qφ S E Fp E Fm 0 x dm x 56

Inversion Region! Inversion condition " When Φ S = Φ F " Density of mobile electrons at surface = density of mobile carriers in bulk t ox V G V T - -- - - - - x dm = 2ε Si Φ Fp Φ S q N A = 2ε Si 2Φ Fp q N A Q = 2qN A ε Si Φ Fp Φ S = 2qN A ε Si 2Φ Fp 57

Band Diagram Demo http://demonstrations.wolfram.com/appliedvoltageonanidealmoscapacitor/ 58

MOS Capacitor with External Bias! Three Regions of Operation: " Accumulation Region V G < 0 (Cut-off) " Depletion Region V G > 0, small (Subthreshold) " Inversion Region V G V T, large (Above Threshold) V G V T - - - - - - - - - - Cut-off/Subthreshold Above threshold Penn ESE 570 Spring 2017 - Khanna 59

2-terminal MOS Cap # 3-terminal nmos VS V G V D - - - - - - - - - depletion region - - - - 60

nmos = MOS cap + source/drain V SB = 0 V S V G V D - - - - - - - - - - - 61

Threshold Voltage! For V SB =0, the threshold voltage is denoted as V T0 or V T0n,p " Φ GC : Work function difference between gate and channel " Metal Gate: Φ GC =Φ F (substrate) Φ M " Poly Gate: Φ GC =Φ F (substrate) Φ F (gate) " Q OX : Fixed positive charge density at interface " Q OX = qn OX C/cm 2 " C OX : Gate oxide capacitance per unit area " C OX =ε OX /t ox " Φ GC : Bulk fermi potential V T 0 = Φ GC Q ox C ox 2Φ F Q B0 C ox " Q B0 : Depletion region charge density at inversion " Q B0 = 2qN A ε Si 2Φ F 62

Threshold Voltage! For V SB =0, the threshold voltage is denoted as V T0 or V T0n,p " Φ GC : Work function difference between gate and channel " Metal Gate: Φ GC =Φ F (substrate) Φ M " Poly Gate: Φ GC =Φ F (substrate) Φ F (gate) " Q OX : Fixed positive charge density at interface " Q OX = qn OX C/cm 2 " C OX : Gate oxide capacitance per unit area " C OX =ε OX /t ox " Φ GC : Bulk fermi potential V T 0 = Φ GC Q ox C ox 2Φ F Q B0 C ox " Q B0 : Depletion region charge density at inversion " Q B0 = 2qN A ε Si 2Φ F 63

Threshold Voltage for V SB = 0 for V SB!= 0 V T =V T 0 = Φ GC Q ox C ox 2Φ F Q B0 C ox V T = Φ GC Q ox C ox 2Φ F Q B C ox V T = Φ GC Q ox C ox 2Φ F Q B0 C ox Q B Q B0 C ox V T =V T 0 Q B Q B0 C ox 64

Threshold Voltage for V SB = 0 for V SB!= 0 V T =V T 0 = Φ GC Q ox C ox 2Φ F Q B0 C ox V T = Φ GC Q ox C ox 2Φ F Q B C ox V T = Φ GC Q ox C ox 2Φ F Q B0 C ox Q B Q B0 C ox γ V T =V T 0 Q B Q B0 C ox Q = 2qN A ε Si Φ F Φ S Q Q B B0 = 2qN Aε Si ( 2Φ F V SB 2Φ ) F C ox C ox V T = V T 0 +γ ( 2Φ F V SB 2Φ ) F 65

Threshold Voltage! Be careful with signs! N-channel P-channel ϕ F negative positive Q B0,Q B negative positive ϒ positive negative V SB 0 0 V T0 positive (V T0n ) negative (V T0p ) 66

Threshold Voltage V SB 67

Big Idea! 3 operation regions " Cut-off " Depletion " Inversion! Threshold voltage " Defined by onset of inversion " Doping and V SB change V T 68

Admin! HW 2 due Thursday, 1/25 " Submit in canvas 69