FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Similar documents
FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

NE522 High Speed Dual Differential Comparator/Sense Amp

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

MC74AC161, MC74ACT161, MC74AC163, MC74ACT163. Synchronous Presettable Binary Counter

MC74AC259, MC74ACT Bit Addressable Latch

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

High Performance Silicon Gate CMOS

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC Bit Magnitude Comparator

74LS195 SN74LS195AD LOW POWER SCHOTTKY

SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays

SN74LS74AMEL LOW POWER SCHOTTKY

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

NLSV2T Bit Dual-Supply Inverting Level Translator

SN74LS157MEL LOW POWER SCHOTTKY

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

74AC00, 74ACT00 Quad 2-Input NAND Gate

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

CONNECTION DIAGRAM (TOP VIEW) 20. Note: Pin 1 is marked for orientation. Symbol Parameter Min Typ Max Unit VCC Supply Voltage 54 74

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

MC74AC259, MC74ACT Bit Addressable Latch

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

SEMICONDUCTOR TECHNICAL DATA

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW

SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

MC74LCX74. Low-Voltage CMOS Dual D-Type Flip-Flop. With 5 V Tolerant Inputs

MC74VHC14. Hex Schmitt Inverter

Is Now Part of To learn more about ON Semiconductor, please visit our website at

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

SEMICONDUCTOR TECHNICAL DATA

MARKING DIAGRAMS DIP PIN ASSIGNMENT ORDERING INFORMATION FUNCTION TABLE CDIP 16 L SUFFIX CASE 620 MC10136L AWLYYWW

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

SN74LS138MEL LOW POWER SCHOTTKY

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Is Now Part of To learn more about ON Semiconductor, please visit our website at

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

V N (8) V N (7) V N (6) GND (5)

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

SN74LS85MEL LOW POWER SCHOTTKY

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

MC1403, B. Low Voltage Reference PRECISION LOW VOLTAGE REFERENCE

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

74VHC08 Quad 2-Input AND Gate

MC74LV594A. 8-Bit Shift Register with Output Register

SN74LS153D 74LS153 LOW POWER SCHOTTKY

MC14584B. Hex Schmitt Trigger

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

NL27WZ14. Dual Schmitt Trigger Inverter

FST Bit Bus Switch

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

NGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj

74FST Bit Bus Switch

MC14049B, MC14050B. Hex Buffer

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NGTG25N120FL2WG. IGBT - Field Stop II. 25 A, 1200 V V CEsat = 2.0 V E off = 0.60 mj

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

SEMICONDUCTOR TECHNICAL DATA

MC74LCX138MEL. With 5 V Tolerant Inputs

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

NL17SV16. Ultra-Low Voltage Buffer

2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS

Transcription:

The MC112/T112 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation as a D flip-flop (refer to MC74/T74 data sheet) by connecting the and inputs together. Asynchronous Inputs: LOW input to (Set) sets to HIGH level LOW input to (Clear) sets to LOW level Clear and Set are independent of clock Simultaneous LOW on and makes both and HIGH Outputs Source/Sink 24 ma ACT112 Has TTL Compatible Inputs DUAL NEGATIE EDGE-TRIGGERED FLIP-FLOP N SUFFIX CASE 648-08 PLASTIC CC 16 CONNECTION DIAGRAM 1 2 2 2 2 2 15 14 13 12 11 10 2 9 D SUFFIX CASE 751B-05 PLASTIC 1 2 3 4 5 6 7 8 LOGIC SYMBOL 1 1 1 1 1 1 2 GND 4 10 MODE SELECT TRUTH TABLE Operating Mode Inputs Outputs Set L H X X H L Reset (Clear) H L X X L H *Undetermined L L X X H H Toggle H H h h q q Load 0 (Reset) H H l h L H Load 1 (Set) H H h l H L Hold H H l l q q 3 1 2 15 5 6 11 13 12 CC = PIN 16 GND = PIN 8 14 9 7 *Both outputs will be HIGH while both S D and C D are LOW, but the output states are unpredictable if S D and C D go HIGH simultaneously. H, h = HIGH oltage Level L, l = LOW oltage Level X = Don t Care l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition. 5-1

MC112 MCT112 LOGIC DIAGRAM (one half shown) MAXIMUM RATINGS* alue CC DC Supply oltage (Referenced to GND) 0.5 to +7.0 in DC Input oltage (Referenced to GND) 0.5 to CC +0.5 out DC Output oltage (Referenced to GND) 0.5 to CC +0.5 Iin DC Input Current, per Pin ±20 ma Iout DC Output Sink/Source Current, per Pin ±50 ma ICC DC CC or GND Current per Output Pin ±50 ma Tstg Storage Temperature 65 to +150 C * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. RECOMMENDED OPERATING CONDITIONS Min Max CC Supply oltage AC 2.0 5.0 6.0 ACT 4.5 5.0 5.5 in, out DC Input oltage, Output oltage (Ref. to GND) 0 CC Input Rise and Fall Time (Note 1) tr, r tff AC Devices except Schmitt Inputs tr, tf CC @ 3.0 150 CC @ 4.5 40 ns/ CC @ 5.5 25 Input Rise and Fall Time (Note 2) CC @ 4.5 10 ACT Devices except Schmitt Inputs CC @ 5.5 8.0 T unction Temperature (PDIP) 140 C TA Operating Ambient Temperature Range 40 25 85 C IOH Output Current High 24 ma IOL Output Current Low 24 ma 1. in from 30% to 70% CC ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. in from 0.8 to 2.0 ; see individual Data Sheets for devices that differ from the typical input rise and fall times. ns/ 5-2

DC CHARACTERISTICS MC112 MCT112 CC () TA = 40 C Guaranteed Limits Conditions IH Minimum High Level 3.0 1.5 2.1 2.1 OUT = 0.1 Input oltage 4.5 2.25 3.15 3.15 or CC 0.1 5.5 2.75 3.85 3.85 IL Maximum Low Level 3.0 1.5 0.9 0.9 OUT = 0.1 Input oltage 4.5 2.25 1.35 1.35 or CC 0.1 5.5 2.75 1.65 1.65 OH Minimum High Level 3.0 2.99 2.9 2.9 IOUT = 50 µa Output oltage 4.5 4.49 4.4 4.4 5.5 5.49 5.4 5.4 *IN = IL or IH 3.0 2.56 2.46 12 ma 4.5 3.86 3.76 IOH 24 ma 5.5 4.86 4.76 24 ma OL Maximum Low Level 3.0 0.002 0.1 0.1 IOUT = 50 µa Output oltage 4.5 0.001 0.1 0.1 5.5 0.001 0.1 0.1 IIN IOLD IOHD ICC Maximum Input Leakage Current Minimum Dynamic Output Current Maximum uiescent Supply Current *IN = IL or IH 3.0 0.36 0.44 12 ma 4.5 0.36 0.44 IOL 24 ma 5.5 0.36 0.44 24 ma 5.5 ±0.1 ±1.0 µa I = CC, GND 5.5 75 ma OLD = 1.65 Max 5.5 75 ma OHD = 3.85 Min 5.5 4.0 40 µa IN = CC or GND * All outputs loaded; thresholds on input associated with output under test. Maximum test duration 2.0 ms, one output loaded at a time. Note: I IN and I CC @ 3.0 are guaranteed to be less than or equal to the respective limit @ 5.5 CC. AC CHARACTERISTICS (For Figures and Waveforms See Section 3) CC* () Min Max Min Max Maximum Clock 3.3 145 125 fmax Frequency 5.0 145 125 3.3 1.0 16.0 1.0 17.0 tplh n to n or n 5.0 1.0 13.0 1.0 13.5 3.3 1.0 16.0 1.0 16.5 tphl n to n or n 5.0 1.0 13.0 1.0 13.5 3.3 1.0 11.0 1.0 11.5 tplh n or n to n or n 5.0 1.0 9.5 1.0 10.0 3.3 1.0 11.0 1.0 11.5 tphl n or n to n or n 5.0 1.0 9.5 1.0 10.0 MHz 3-3 * oltage Range 3.3 is 3.3 ±0.3. oltage Range 5.0 is 5.0 ±0.5. 5-3

MC112 MCT112 AC OPERATING REUIREMENTS ts th trec CC* () Guaranteed Minimum Set-up Time, HIGH or LOW 3.3 6.5 7.5 n or n to n 5.0 4.5 5.0 Hold Time, HIGH or LOW 3.3 0 0 n or n to n 5.0 0 0 Pulse Width 3.3 6.0 6.5 n 5.0 5.0 5.5 Pulse Width 3.3 6.5 7.5 n or n 5.0 5.0 5.5 Recovery Time 3.3 0 0 n or n to 5.0 0 0 * oltage Range 3.3 is 3.3 ±0.3. oltage Range 5.0 is 5.0 ±0.5. ns 3-9 ns 3-9 ns 3-9 DC CHARACTERISTICS CC () T T TA = 40 C Guaranteed Limits IH Minimum High Level 4.5 1.5 2.0 2.0 Input oltage 5.5 1.5 2.0 2.0 IL Maximum Low Level 4.5 1.5 0.8 0.8 Input oltage 5.5 1.5 0.8 0.8 OH Minimum High Level 4.5 4.49 4.4 4.4 Output oltage 5.5 5.49 5.4 5.4 Conditions OUT = 0.1 or CC 0.1 OUT = 0.1 or CC 0.1 IOUT = 50 µa 4.5 3.86 3.76 5.5 4.86 4.76 OL Maximum Low Level 4.5 0.001 0.1 0.1 Output oltage 5.5 0.001 0.1 0.1 *IN = IL or IH 24 ma IOH 24 ma IOUT = 50 µa IIN Maximum Input Leakage Current *IN = IL or IH 4.5 0.36 0.44 24 ma 5.5 0.36 0.44 IOL 24 ma 5.5 ±0.1 ±1.0 µa I = CC, GND ICCT Additional Max. ICC/Input 5.5 0.6 1.5 ma I = CC 2.1 IOLD IOHD ICC Minimum Dynamic Output Current Maximum uiescent Supply Current 5.5 75 ma OLD = 1.65 Max 5.5 75 ma OHD = 3.85 Min 5.5 4.0 40 µa IN = CC or GND * All outputs loaded; thresholds on input associated with output under test. Maximum test duration 2.0 ms, one output loaded at a time. 5-4

MC112 MCT112 AC CHARACTERISTICS (For Figures and Waveforms See Section 3) fmax tplh tphl tplh tphl Maximum Clock Frequency n to n or n n to n or n n or n to n or n n or n to n or n * oltage Range 5.0 is 5.0 ±0.5. CC* () T T Min Max Min Max 5.0 145 125 MHz 3-3 5.0 1.0 14.0 1.0 15.0 5.0 1.0 14.0 1.0 14.5 5.0 1.0 12.0 1.0 12.5 5.0 1.0 12.5 1.0 13.0 AC OPERATING REUIREMENTS ts Set-up Time, HIGH or LOW n or n to n th Hold Time, HIGH or LOW n or n to n Pulse Width n Pulse Width n or n trec Recovery TIme n or n to * oltage Range 5.0 is 5.0 ±0.5. CC* () T T Guaranteed Minimum 5.0 2.0 2.5 ns 3-9 5.0 2.0 2.0 ns 3-9 5.0 5.0 6.0 5.0 5.5 6.0 5.0 0 0 ns 3-9 CAPACITANCE alue Test Conditions CIN Input Capacitance 4.5 pf CC = 5.0 D Power Dissipation Capacitance 35 pf CC = 5.0 5-5

MC112 MCT112 OUTLINE DIMENSIONS 16 A 1 8 H G F 9 D 16 PL B S C 0.25 (0.010) M T SEATING T PLANE A M N SUFFIX PLASTIC DIP PACAGE CASE 648 08 ISSUE R L M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. INCHES MILLIMETERS DIM MIN MAX MIN MAX A 0.740 0.770 18.80 19.55 B 0.250 0.270 6.35 6.85 C 0.145 0.175 3.69 4.44 D 0.015 0.021 0.39 0.53 F 0.040 0.70 1.02 1.77 G 0.100 BSC 2.54 BSC H 0.050 BSC 1.27 BSC 0.008 0.015 0.21 0.38 0.110 0.130 2.80 3.30 L 0.295 0.305 7.50 7.74 M 0 10 0 10 S 0.020 0.040 0.51 1.01 T SEATING PLANE 16 9 1 8 G A D 16 PL B D SUFFIX PLASTIC SOIC PACAGE CASE 751B 05 ISSUE P 8 PL 0.25 (0.010) M B S C 0.25 (0.010) M T B S A S M R X 45 F NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS INCHES DIM MIN MAX MIN MAX A 9.80 10.00 0.386 0.393 B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.054 0.068 D 0.35 0.49 0.014 0.019 F 0.40 1.25 0.016 0.049 G 1.27 BSC 0.050 BSC 0.19 0.25 0.008 0.009 0.10 0.25 0.004 0.009 M 0 7 0 7 P 5.80 6.20 0.229 0.244 R 0.25 0.50 0.010 0.019 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. ical parameters can and do vary in different applications. All operating parameters, including icals must be validated for each customer application by customer s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA/EUROPE: Motorola Literature Distribution; APAN: Nippon Motorola Ltd.; Tatsumi SPD LDC, Toshikatsu Otsuki, P.O. Box 20912; Phoenix, Arizona 85036. 1 800 441 2447 6F Seibu Butsuryu Center, 3 14 2 Tatsumi oto u, Tokyo 135, apan. 03 3521 8315 MFAX: RMFAX0@email.sps.mot.com TOUCHTONE (602) 244 6609 HONG ONG: Motorola Semiconductors H.. Ltd.; 8B Tai Ping Industrial Park, INTERNET: http://design NET.com 51 Ting ok Road, Tai Po, N.T., Hong ong. 852 26629298 5-6 MC112/D