SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

Similar documents
SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

SN74LS157MEL LOW POWER SCHOTTKY

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

NLSV2T Bit Dual-Supply Inverting Level Translator

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

NE522 High Speed Dual Differential Comparator/Sense Amp

SN74LS74AMEL LOW POWER SCHOTTKY

MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

MC Bit Magnitude Comparator

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

SN74LS85MEL LOW POWER SCHOTTKY

74AC00, 74ACT00 Quad 2-Input NAND Gate

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

FST Bit Bus Switch

74FST Bit Bus Switch

74VHC08 Quad 2-Input AND Gate

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

SN74LS138MEL LOW POWER SCHOTTKY

V N (8) V N (7) V N (6) GND (5)

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

MC74VHC14. Hex Schmitt Inverter

MC10H Bit Arithmetic Logic Unit/ Function Generator

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

onlinecomponents.com

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

74FST Bit, 4 Port Bus Exchange Switch

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

74ALVC Low Voltage 1.8/2.5/3.3 V 16 Bit Buffer. With 3.6 V Tolerant Inputs and Outputs (3 State, Non Inverting)

MC74AC259, MC74ACT Bit Addressable Latch

MC74VHC245. Octal Bus Buffer/Line Driver

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

NGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MC14049B, MC14050B. Hex Buffer

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

MC14584B. Hex Schmitt Trigger

NGTG25N120FL2WG. IGBT - Field Stop II. 25 A, 1200 V V CEsat = 2.0 V E off = 0.60 mj

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW

2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

BC847BPDXV6T5G. SBC847BPDXV6 NPN/PNP Dual General Purpose Transistor

2N7002DW N-Channel Enhancement Mode Field Effect Transistor

NL17SZ08. Single 2-Input AND Gate

MC74HC4094A. 8-Bit Shift and Store Register. High Performance Silicon Gate CMOS

MC74LCX138MEL. With 5 V Tolerant Inputs

NL17SH02. Single 2-Input NOR Gate

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MMBD1201 / MMBD1202 / MMBD1203 / MMBD1204 / MMBD1205 Small Signal Diodes

MMBFJ309L, MMBFJ310L, SMMBFJ309L, SMMBFJ310L. JFET - VHF/UHF Amplifier Transistor. N Channel

NGTB20N120IHRWG. 20 A, 1200 V V CEsat = 2.10 V E off = 0.45 mj

NGTB40N135IHRWG. 40 A, 1350 V V CEsat = 2.40 V E off = 1.30 mj

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

NL17SV16. Ultra-Low Voltage Buffer

BAT54XV2 Schottky Barrier Diode

MC14049B, MC14050B. Hex Buffer

BC846, BC847, BC848 Series. General Purpose Transistors. NPN Silicon

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

BC337, BC337-25, BC Amplifier Transistors. NPN Silicon. These are Pb Free Devices. Features MAXIMUM RATINGS

P2N2907ARL1G. Amplifier Transistor. PNP Silicon. These are Pb -Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS

MC10E171, MC100E171. 5VНECL 3-Bit 4:1 Multiplexer

MC100LVE VНECL 16:1 Multiplexer

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

Is Now Part of. To learn more about ON Semiconductor, please visit our website at

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

Transcription:

Quad 3 State Buffers V CC E D O E D O 4 3 2 0 9 8 LOW POWER SCHOTTKY 2 3 4 5 6 E D O E D O LS25A GND V CC E D O E D O 4 3 2 0 9 8 4 PLASTIC N SUFFIX CASE 646 LS25A INPUTS 2 3 4 5 6 E D O E LS26A D O GND TRUTH TABLES LS26A INPUTS E D OUTPUT E D OUTPUT L L L H L L L H H H H H H X (Z) L X (Z) L = LOW Voltage Level H = HIGH Voltage Level X = Don t Care (Z) = High Impedance (off) GUARANTEED OPERATING RANGES Symbol Parameter in Typ ax Unit V CC Supply Voltage 4.5 5.0 5.25 V T A Operating Ambient Temperature Range 0 25 0 C I OH Output Current High 2.6 ma I OL Output Current Low 24 ma 4 4 SOIC D SUFFIX CASE 5A SOEIAJ SUFFIX CASE 965 ORDERING INFORATION Device Package Shipping SN4LS25AN 4 Pin DIP 2000 Units/Box SN4LS25AD SOIC 4 55 Units/Rail SN4LS25ADR2 SOIC 4 2500/Tape & Reel SN4LS25A SOEIAJ 4 See Note SN4LS25AEL SN4LS26AN SOEIAJ 4 See Note 4 Pin DIP 2000 Units/Box SN4LS26AD SOIC 4 55 Units/Rail SN4LS26ADR2 SOIC 4 2500/Tape & Reel SN4LS26A SOEIAJ 4 See Note SN4LS26AEL SOEIAJ 4 See Note. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative. Semiconductor Components Industries, LLC, 2006 June, 2006 Rev. 8 Publication Order Number: SN4LS25A/D

DC CHARACTERISTICS OVER OPERATING TEPERATURE RANGE (unless otherwise specified) Limits Symbol Parameter in Typ ax Unit V IH Input HIGH Voltage 2.0 V Test Conditions Guaranteed Input HIGH Voltage for All Inputs V IL Input LOW Voltage 0.8 V Guaranteed Input LOW Voltage for All Inputs V IK Input Clamp Diode Voltage 0.65.5 V V CC = IN, I IN = 8 ma V OH Output HIGH Voltage 2.4 V V CC = IN, I OH = AX, V IN = V IH or V IL per Truth Table V OL Output LOW Voltage 0.25 0.4 V I OL = 2 ma V CC = V CC IN, V IN = V IL or V IH 0.35 0.5 V I OL = 24 ma per Truth Table I OZH Output Off Current HIGH 20 μa V CC = AX, = 2.4 V I OZL Output Off Current LOW 20 μa V CC = AX, = 0.4 V I IH Input HIGH Current 20 μa V CC = AX, V IN = 2. V 0. ma V CC = AX, V IN =.0 V I IL Input LOW Current 0.4 ma V CC = AX, V IN = 0.4 V I OS Short Circuit Current (Note 2) 40 225 ma V CC = AX I CC Power Supply Current LS25A 20 V IN = 0 V, = 4.5 V LS26A 22 ma V CC = AX V IN = 0 V, = 0 V 2. Not more than one output should be shorted at a time, nor for more than second. AC CHARACTERISTICS (T A = 25 C) Symbol t PLH Parameter Limits in Typ ax LS25A 9.0 5 t PLH Propagation Delay, LS26A 9.0 5 t PHL Data to Output LS25A.0 8 t PHL LS26A 8.0 8 t PZH t PZL t PHZ t PLZ Output Enable Time to HIGH Level Output Enable Time to LOW Level Output Disable Time from HIGH Level Output Disable Time from LOW Level LS25A 2 20 LS26A 6 25 LS25A 5 25 LS26A 2 35 LS25A 20 LS26A 25 LS25A 20 LS26A 25 Unit ns Figure 2 ns Figures 4, 5 ns Figures 3, 5 ns Figures 4, 5 ns FIgures 3, 5 Test Conditions V CC = 5.0 V C L = 45 pf R L = 66 Ω V CC = 5.0 V C L = 5.0 pf R L = 66 Ω 2

V IN V IN t PLH t PHL t PHL t PLH Figure. Figure 2. t PZL t PLZ t PZH t PHZ V OL > VOH 0.5 V 0.5 V Figure 3. Figure 4. V CC R L SW TO OUTPUT UNDER TEST 5 kω C L SW2 Figure 5. SWITCH POSITIONS SYBOL SW SW2 t PZH Open Closed t PZL Closed Open t PLZ Closed Closed t PHZ Closed Closed 3

PACKAGE DIENSIONS N SUFFIX PLASTIC PACKAGE CASE 646 06 ISSUE 4 8 B NOTES:. DIENSIONING AND TOLERANCING PER ANSI Y4.5, 982. 2. CONTROLLING DIENSION: INCH. 3. DIENSION L TO CENTER OF LEADS WHEN FORED PARALLEL. 4. DIENSION B DOES NOT INCLUDE OLD FLASH. 5. ROUNDED CORNERS OPTIONAL. T SEATING PLANE N A F C K H G D 4 PL 0.3 (0.005) J L INCHES ILLIETERS DI IN AX IN AX A 0.5 0.0 8.6 8.80 B 0.240 0.260 6.0 6.60 C 0.45 0.85 3.69 4.69 D 0.05 0.02 0.38 0.53 F 0.040 0.00.02.8 G 0.00 BSC 2.54 BSC H 0.052 0.095.32 2.4 J 0.008 0.05 0.20 0.38 K 0.5 0.35 2.92 3.43 L 0.290 0.30 0.3.8 0 N 0.05 0.039 0.38.0 4

PACKAGE DIENSIONS D SUFFIX PLASTIC SOIC PACKAGE CASE 5A 03 ISSUE F A 4 8 B P PL 0.25 (0.00) B NOTES:. DIENSIONING AND TOLERANCING PER ANSI Y4.5, 982. 2. CONTROLLING DIENSION: ILLIETER. 3. DIENSIONS A AND B DO NOT INCLUDE OLD PROTRUSION. 4. AXIU OLD PROTRUSION 0.5 (0.006) PER SIDE. 5. DIENSION D DOES NOT INCLUDE DABAR PROTRUSION. ALLOWABLE DABAR PROTRUSION SHALL BE 0.2 (0.005) TOTAL IN EXCESS OF THE D DIENSION AT AXIU ATERIAL CONDITION. T SEATING PLANE G D 4 PL K C 0.25 (0.00) T B S A S R X 45 J F ILLIETERS INCHES DI IN AX IN AX A 8.55 8.5 0.33 0.344 B 3.80 4.00 0.50 0.5 C.35.5 0.054 0.068 D 0.35 0.49 0.04 0.09 F 0.40.25 0.06 0.049 G.2 BSC 0.050 BSC J 0.9 0.25 0.008 0.009 K 0.0 0.25 0.004 0.009 0 0 P 5.80 6.20 0.228 0.244 R 0.25 0.50 0.00 0.09 5

PACKAGE DIENSIONS e 4 8 Z D H E b A 0.3 (0.005) 0.0 (0.004) E A VIEW P SUFFIX SOEIAJ PACKAGE CASE 965 0 ISSUE O L E Q L DETAIL P c NOTES:. DIENSIONING AND TOLERANCING PER ANSI Y4.5, 982. 2. CONTROLLING DIENSION: ILLIETER. 3. DIENSIONS D AND E DO NOT INCLUDE OLD FLASH OR PROTRUSIONS AND ARE EASURED AT THE PARTING LINE. OLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.5 (0.006) PER SIDE. 4. TERINAL NUBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIENSION (b) DOES NOT INCLUDE DABAR PROTRUSION. ALLOWABLE DABAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIENSION AT AXIU ATERIAL CONDITION. DABAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. INIU SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.08). ILLIETERS INCHES DI IN AX IN AX A 2.05 0.08 A 0.05 0.20 0.002 0.008 b 0.35 0.50 0.04 0.020 c 0.8 0.2 0.00 0.0 D 9.90 0.50 0.390 0.43 E 5.0 5.45 0.20 0.25 e.2 BSC 0.050 BSC H E.40 8.20 0.29 0.323 0.50 0.50 0.85 0.020 0.033 L E.0.50 0.043 0.059 0 0 0 0 Q 0.0 0.90 0.028 0.035 Z.42 0.056 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORATION LITERATURE FULFILLENT: Literature Distribution Center for ON Semiconductor P.O. Box 563, Denver, Colorado 802 USA Phone: 303 65 25 or 800 344 3860 Toll Free USA/Canada Fax: 303 65 26 or 800 344 386 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada Europe, iddle East and Africa Technical Support: Phone: 42 33 90 290 Japan Customer Focus Center Phone: 8 3 53 3850 6 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative SN4LS25A/D