EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

Similar documents
INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

The 74HC21 provide the 4-input AND function.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

74HC244; 74HCT244. Octal buffer/line driver; 3-state

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Hex inverting Schmitt trigger with 5 V tolerant input

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC393; 74HCT393. Dual 4-bit binary ripple counter

8-bit serial-in/parallel-out shift register

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

8-bit binary counter with output register; 3-state

74HC1G125; 74HCT1G125

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC154; 74HCT to-16 line decoder/demultiplexer

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC238; 74HCT to-8 line decoder/demultiplexer

The 74LV32 provides a quad 2-input OR function.

74HC238; 74HCT to-8 line decoder/demultiplexer

The 74LV08 provides a quad 2-input AND function.

DATA SHEET. 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

14-stage binary ripple counter

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

DISCRETE SEMICONDUCTORS DATA SHEET. PMMT591A PNP BISS transistor. Product specification Supersedes data of 2001 Jun 11.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

2-input EXCLUSIVE-OR gate

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

DATA SHEET. BAS40 series Schottky barrier (double) diodes DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 28.

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

Dual 2-to-4 line decoder/demultiplexer

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

INTEGRATED CIRCUITS DATA SHEET. 74LVC08A Quad 2-input AND gate. Product specification Supersedes data of 2002 Oct Feb 24

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC08-Q100; 74HCT08-Q100

74AHC1G00; 74AHCT1G00

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74HC32-Q100; 74HCT32-Q100

74LV General description. 2. Features. 8-bit addressable latch

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

The 74LVC1G11 provides a single 3-input AND gate.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

DATA SHEET. PDTA114E series PNP resistor-equipped transistors; R1 = 10 kω, R2 = 10 kω DISCRETE SEMICONDUCTORS

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

Octal bus transceiver; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC08; 74HCT08. Temperature range Name Description Version. -40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74AHC30-Q100; 74AHCT30-Q100

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

74LVU General description. 2. Features. 3. Applications. Hex inverter

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

74LV393 Dual 4-bit binary ripple counter

The 74LVC1G02 provides the single 2-input NOR function.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

INTEGRATED CIRCUITS DATA SHEET. 74HC1G04; 74HCT1G04 Inverter. Product specification Supersedes data of 2001 Mar May 17

74HC03-Q100; 74HCT03-Q100

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

Transcription:

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu.

INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25

FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds 2000 V MM EI/JESD22-115- exceeds 200 V. Specified from 40 to +85 C and 40 to +125 C. DESCRIPTION The 74HC/HCT08 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7. The 74HC/HCT08 provide the 2-input ND function. QUICK REFERENCE DT GND = 0 V; T amb =25 C; t r =t f = 6 ns. SYMBOL PRMETER CONDITIONS Notes 1. C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+Σ(C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts; N = total load switching outputs; Σ(C L V CC 2 f o ) = sum of the outputs. 2. For 74HC08: the condition is V I = GND to V CC. For 74HCT08: the condition is V I = GND to V CC 1.5 V. 74HC08 TYPICL 74HCT08 t PHL /t PLH propagation delay n, nb to ny C L = 15 pf; V CC = 5 V 7 11 ns C I input capacitance 3.5 3.5 pf C PD power dissipation capacitance per gate notes 1 and 2 10 20 pf UNIT FUNCTION TBLE INPUT OUTPUT n nb ny L L L L H L H L L H H H Note 1. H = HIGH voltage level; L = LOW voltage level. 2003 Jul 25 2

ORDERING INFORMTION PCKGE TYPE NUMBER TEMPERTURE RNGE PINS PCKGE MTERIL CODE 74HC08N 40 to +125 C 14 DIP14 plastic SOT27-1 74HCT08N 40 to +125 C 14 DIP14 plastic SOT27-1 74HC08D 40 to +125 C 14 SO14 plastic SOT108-1 74HCT08D 40 to +125 C 14 SO14 plastic SOT108-1 74HC08DB 40 to +125 C 14 SSOP14 plastic SOT337-1 74HCT08DB 40 to +125 C 14 SSOP14 plastic SOT337-1 74HC08PW 40 to +125 C 14 TSSOP14 plastic SOT402-1 74HCT08PW 40 to +125 C 14 TSSOP14 plastic SOT402-1 74HC08BQ 40 to +125 C 14 DHVQFN14 plastic SOT762-1 74HCT08BQ 40 to +125 C 14 DHVQFN14 plastic SOT762-1 PINNING PIN SYMBOL DESCRIPTION 1 1 data input 2 1B data input 3 1Y data output 4 2 data input 5 2B data input 6 2Y data output 7 GND ground (0 V) 8 3Y data output 9 3 data input 10 3B data input 11 4Y data output 12 4 data input 13 4B data input 14 V CC supply voltage 2003 Jul 25 3

handbook, halfpage 1 V CC handbook, halfpage 1 1 14 V CC 1B 2 1 14 13 4B 1B 1Y 2 2 3 4 08 13 12 11 4B 4 4Y 1Y 2 3 4 GND (1) 12 11 4 4Y 2B 5 10 3B 2B 5 10 3B 2Y GND 6 9 7 8 3 3Y 2Y 6 7 8 9 3 MN220 Top view GND 3Y MCE183 Fig.1 Pin configuration DIP14, SO14 and (T)SSOP14. (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Fig.2 Pin configuration DHVQFN14. handbook, halfpage 1 2 4 5 1 1B 2 2B 1Y 2Y 3 6 handbook, halfpage 1 2 4 5 & & 3 6 9 10 12 13 3 3B 4 4B 3Y 4Y 8 11 9 10 & 8 MN222 12 13 & 11 MN223 Fig.3 Logic symbol. Fig.4 IEC logic symbol. 2003 Jul 25 4

handbook, halfpage handbook, halfpage Y Y B MNB037 B MN221 Fig.5 HC logic diagram (one gate). Fig.6 HCT logic diagram (one gate). RECOMMENDED OPERTING CONDITIONS SYMBOL PRMETER CONDITIONS 74HC08 74HCT08 MIN. TYP. MX. MIN. TYP. MX. V CC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 V CC 0 V CC V V O output voltage 0 V CC 0 V CC V T amb t r,t f ambient temperature input rise and fall times see DC and C characteristics per device 40 +25 +125 40 +25 +125 C V CC = 2.0 V 1000 ns V CC = 4.5 V 6.0 500 6.0 500 ns V CC = 6.0 V 400 ns UNIT LIMITING VLUES In accordance with the bsolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V). SYMBOL PRMETER CONDITIONS MIN. MX. UNIT V CC supply voltage 0.5 +7.0 V I IK input diode current V I < 0.5 V or V I >V CC + 0.5 V ±20 m I OK output diode current V O < 0.5 V or V O >V CC + 0.5 V ±20 m I O output source or sink current 0.5V<V O <V CC + 0.5 V ±25 m I CC, I GND V CC or GND current ±50 m T stg storage temperature 65 +150 C P tot Notes power dissipation DIP14 package T amb = 40 to +125 C; note 1 750 mw other packages T amb = 40 to +125 C; note 2 500 mw 1. For DIP14 packages: above 70 C derate linearly with 12 mw/k. 2. For SO14 packages: above 70 C derate linearly with 8 mw/k. For SSOP14 and TSSOP14 packages: above 60 C derate linearly with 5.5 mw/k. For DHVQFN14 packages: above 60 C derate linearly with 4.5 mw/k. 2003 Jul 25 5

DC CHRCTERISTICS Family 74HC08 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). SYMBOL T amb =25 C PRMETER TEST CONDITIONS OTHER V CC (V) MIN. TYP. MX. UNIT V IH HIGH-level input voltage 2.0 1.5 1.2 V 4.5 3.15 2.4 V 6.0 4.2 3.2 V V IL LOW-level input voltage 2.0 0.8 0.5 V 4.5 2.1 1.35 V 6.0 2.8 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ 2.0 1.9 2.0 V I O = 20 µ 4.5 4.4 4.5 V I O = 4.0 m 4.5 3.98 4.32 V I O = 20 µ 6.0 5.9 6.0 V I O = 5.2 m 6.0 5.48 5.81 V V OL LOW-level output voltage V I =V IH or V IL I O =20µ 2.0 0 0.1 V I O =20µ 4.5 0 0.1 V I O = 4.0 m 4.5 0.15 0.26 V I O =20µ 6.0 0 0.1 V I O = 5.2 m 6.0 0.16 0.26 V I LI input leakage current V I =V CC or GND 6.0 0.1 ±.0.1 µ I OZ 3-state output OFF current V I =V IH or V IL ; V O =V CC or GND 6.0 ±.0.5 µ I CC quiescent supply current V I =V CC or GND; I O = 0 6.0 2 µ 2003 Jul 25 6

SYMBOL T amb = 40 to +85 C PRMETER TEST CONDITIONS OTHER V IH HIGH-level input voltage 2.0 1.5 V 4.5 3.15 V 6.0 4.2 V V IL LOW-level input voltage 2.0 0.5 V 4.5 1.35 V 6.0 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ 2.0 1.9 V I O = 20 µ 4.5 4.4 V I O = 4.0 m 4.5 3.84 V I O = 20 µ 6.0 5.9 V I O = 5.2 m 6.0 5.34 V V OL LOW-level output voltage V I =V IH or V IL I O =20µ 2.0 0.1 V I O =20µ 4.5 0.1 V I O = 4.0 m 4.5 0.33 V I O =20µ 6.0 0.1 V I O = 5.2 m 6.0 0.33 V I LI input leakage current V I =V CC or GND 6.0 ±1.0 µ I OZ 3-state output OFF current V I =V IH or V IL ; V O =V CC or GND V CC (V) MIN. TYP. MX. UNIT 6.0 ±.5.0 µ I CC quiescent supply current V I =V CC or GND; I O = 0 6.0 20 µ 2003 Jul 25 7

SYMBOL T amb = 40 to +125 C PRMETER TEST CONDITIONS OTHER V IH HIGH-level input voltage 2.0 1.5 V 4.5 3.15 V 6.0 4.2 V V IL LOW-level input voltage 2.0 0.5 V 4.5 1.35 V 6.0 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ 2.0 1.9 V I O = 20 µ 4.5 4.4 V I O = 4.0 m 4.5 3.7 V I O = 20 µ 6.0 5.9 V I O = 5.2 m 6.0 5.2 V V OL LOW-level output voltage V I =V IH or V IL I O =20µ 2.0 0.1 V I O =20µ 4.5 0.1 V I O = 4.0 m 4.5 0.4 V I O =20µ 6.0 0.1 V I O = 5.2 m 6.0 0.4 V I LI input leakage current V I =V CC or GND 6.0 ±1.0 µ I OZ 3-state output OFF current V I =V IH or V IL ; V O =V CC or GND V CC (V) MIN. TYP. MX. UNIT 6.0 ±10.0 µ I CC quiescent supply current V I =V CC or GND; I O = 0 6.0 40 µ 2003 Jul 25 8

Family 74HCT08 t recommended operating conditions; voltages are referenced to GND (ground = 0). SYMBOL T amb =25 C PRMETER TEST CONDITIONS OTHER V CC (V) MIN. TYP. MX. UNIT V IH HIGH-level input voltage 4.5 to 5.5 2.0 1.6 V V IL LOW-level input voltage 4.5 to 5.5 1.2 0.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ 4.5 4.4 4.5 V I O = 4.0 m 4.5 3.84 4.32 V V OL LOW-level output voltage V I =V IH or V IL I O =20µ 4.5 0 0.1 V I O = 4.0 m 4.5 0.15 0.26 V I LI input leakage current V I =V CC or GND 5.5 ±0.1 µ I OZ 3-state output OFF current V I =V IH or V IL ; V O =V CC or GND; I O =0 I CC quiescent supply current V I =V CC or GND; I O =0 I CC additional supply current per input V I =V CC 2.1 V; I O =0 T amb = 40 to +85 C 5.5 ±0.5 µ 5.5 2 µ 4.5 to 5.5 60 216 µ V IH HIGH-level input voltage 4.5 to 5.5 2.0 V V IL LOW-level input voltage 4.5 to 5.5 0.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ 4.5 4.4 V I O = 4.0 m 4.5 3.84 V V OL LOW-level output voltage V I =V IH or V IL I O =20µ 4.5 0.1 V I O = 4.0 m 4.5 0.33 V I LI input leakage current V I =V CC or GND 5.5 ±1.0 µ I OZ 3-state output OFF current V I =V IH or V IL ; V O =V CC or GND; I O =0 I CC quiescent supply current V I =V CC or GND; I O =0 I CC additional supply current per input V I =V CC 2.1 V; I O =0 5.5 ±5.0 µ 5.5 20 µ 4.5 to 5.5 270 µ 2003 Jul 25 9

SYMBOL T amb = 40 to +125 C PRMETER TEST CONDITIONS OTHER V IH HIGH-level input voltage 4.5 to 5.5 2.0 V V IL LOW-level input voltage 4.5 to 5.5 0.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ 4.5 4.4 V I O = 4.0 m 4.5 3.7 V V OL LOW-level output voltage V I =V IH or V IL I O =20µ 4.5 0.1 V I O = 4.0 m 4.5 0.4 V I LI input leakage current V I =V CC or GND 5.5 ±1.0 µ I OZ 3-state output OFF current V I =V IH or V IL ; V O =V CC or GND; I O =0 I CC quiescent supply current V I =V CC or GND; I O =0 I CC additional supply current per input V I =V CC 2.1 V; I O =0 V CC (V) MIN. TYP. MX. UNIT 5.5 ±10 µ 5.5 40 µ 4.5 to 5.5 294 µ 2003 Jul 25 10

C CHRCTERISTICS Family 74HC08 GND = 0 V; t f = t f = 6 ns; C L =50pF. SYMBOL T amb =25 C t PHL /t PLH PRMETER propagation delay n, nb to ny TEST CONDITIONS WVEFORMS V CC (V) MIN. TYP. MX. UNIT see Figs 7 and 8 2.0 25 90 ns 4.5 9 18 ns 6.0 7 15 ns t THL /t TLH output transition time see Figs 7 and 8 2.0 19 75 ns T amb = 40 to +85 C t PHL /t PLH propagation delay n, nb to ny 4.5 7 15 ns 6.0 6 13 ns see Figs 7 and 8 2.0 115 ns 4.5 23 ns 6.0 20 ns t THL /t TLH output transition time see Figs 7 and 8 2.0 95 ns T amb = 40 to +125 C t PHL /t PLH propagation delay n, nb to ny 4.5 19 ns 6.0 16 ns see Figs 7 and 8 2.0 135 ns 4.5 27 ns 6.0 23 ns t THL /t TLH output transition time see Figs 7 and 8 2.0 110 ns 4.5 22 ns 6.0 19 ns 2003 Jul 25 11

Family 74HCT08 GND = 0 V; t f = t f = 6 ns; C L =50pF. SYMBOL PRMETER TEST CONDITIONS WVEFORMS V CC (V) MIN. TYP. MX. UNIT T amb =25 C t PHL /t PLH propagation delay n, nb to ny see Figs 7 and 8 4.5 14 24 ns t THL /t TLH output transition time see Figs 7 and 8 4.5 7 15 ns T amb = 40 to +85 C t PHL /t PLH propagation delay n, nb to ny see Figs 7 and 8 4.5 30 ns t THL /t TLH output transition time see Figs 7 and 8 4.5 19 ns T amb = 40 to +125 C t PHL /t PLH propagation delay n, nb to ny see Figs 7 and 8 4.5 36 ns t THL /t TLH output transition time see Figs 7 and 8 4.5 22 ns C WVEFORMS handbook, halfpage V I n, nb input GND V M V M t PHL t PLH V OH ny output V OL 90% V M V M 10% t THL t TLH MN726 74HC08: V M = 50%; V I = GND to V CC. 74HCT08: V M = 1.3 V; V I = GND to 3 V. Fig.7 Waveforms showing the input (n, nb) to output (ny) propagation delays and the output transition times. 2003 Jul 25 12

handbook, halfpage V CC PULSE GENERTOR V I D.U.T V O R T C L 50 pf MGK565 Definitions for test circuit: C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. Fig.8 Load circuitry for switching times. 2003 Jul 25 13

PCKGE OUTLINES DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane 2 L 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E 1 7 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.13 0.068 0.044 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2.2 0.087 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT27-1 050G04 MO-001 SC-501-14 99-12-27 03-02-13 2003 Jul 25 14

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E X c y H E v M Z 14 8 Q pin 1 index 2 1 ( ) 3 θ L p 1 7 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches Note max. 1.75 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.069 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 8.75 8.55 0.35 0.34 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 4.0 3.8 0.16 0.15 1.27 0.05 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT108-1 076E06 MS-012 99-12-27 03-02-19 2003 Jul 25 15

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 D E X c y H E v M Z 14 8 Q 2 1 ( ) 3 pin 1 index 1 7 L detail X L p θ e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. mm 2 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 6.4 6.0 5.4 5.2 7.9 1.03 0.9 0.65 1.25 0.2 7.6 0.63 0.7 0.13 0.1 1.4 0.9 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT337-1 MO-150 99-12-27 03-02-19 2003 Jul 25 16

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 D E X c y H E v M Z 14 8 pin 1 index 2 1 Q ( ) 3 θ 1 7 e b p w M L detail X L p 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.72 0.38 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT402-1 MO-153 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-18 2003 Jul 25 17

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 6 v M w M C C B y 1 C C y L 1 7 E h e 14 8 13 9 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) Eh e e1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 3.1 2.9 1.65 1.35 2.6 2.4 1.15 0.85 0.5 2 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT762-1 - - - MO-241 - - - EUROPEN PROJECTION ISSUE DTE 02-10-17 03-01-27 2003 Jul 25 18

DT SHEET STTUS LEVEL Notes DT SHEET STTUS (1) PRODUCT STTUS (2)(3) DEFINITION I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). 1. Please consult the most recently issued data sheet before initiating or completing a design. 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. DEFINITIONS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. DISCLIMERS Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 2003 Jul 25 19

a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. Koninklijke Philips Electronics N.V. 2003 SC75 ll rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands 613508/03/pp20 Date of release: 2003 Jul 25 Document order number: 9397 750 11265