Features. Description. Pin Description. Pin Configuration PI4GTL2107

Similar documents
PI4GTL bit bidirectional low voltage translator

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

2-bit LVTTL to GTL transceiver

PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND

UNISONIC TECHNOLOGIES CO., LTD

PO3B20A. High Bandwidth Potato Chip

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

PO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

UNISONIC TECHNOLOGIES CO., LTD

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.

74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Logic Diagram. Connection Diagram. Function Table (Each Latch)

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD U74HC244

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch

PI74VCX Bit Transparent D-Type Latch with 3-State Outputs. Features. Description. Block Diagram

UNISONIC TECHNOLOGIES CO., LTD

Octal bus transceiver; 3-state

74HC1G125; 74HCT1G125

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

SGM800 Low-Power, SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

2-input EXCLUSIVE-OR gate

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

UNISONIC TECHNOLOGIES CO., LTD

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74AUP2G34. Pin Assignments. Description ADVANCED INFORMATION. Features. Applications. (Top View) SOT363 X2-DFN X2-DFN X2-DFN1010-6

74AHC2G126; 74AHCT2G126

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC238; 74HCT to-8 line decoder/demultiplexer

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

FEATURES OF 74F06A, 74F07A

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

The 74LVC1G02 provides the single 2-input NOR function.

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)

Octal buffer/line driver (3-State)

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter

UNISONIC TECHNOLOGIES CO., LTD

The 74LV32 provides a quad 2-input OR function.

2 Input NAND Gate L74VHC1G00

16-Bit D-Type Flip-Flop with 3-State Outputs. Product Features. Product Description. Logic Block Diagram

SGM802 Low-Power, SC70/SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

8-bit binary counter with output register; 3-state

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

USB1T20 Universal Serial Bus Transceiver

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

USB1T11A Universal Serial Bus Transceiver

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

The 74LV08 provides a quad 2-input AND function.

Hex inverting Schmitt trigger with 5 V tolerant input

Description. For Fairchild s definition of Eco Status, please visit:

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

MC10ELT22, MC100ELT V Dual TTL to Differential PECL Translator

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK

MM74HC151 8-Channel Digital Multiplexer

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V

74HC4051; 74HCT channel analog multiplexer/demultiplexer

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch

PI3CH400 4-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

The 74HC21 provide the 4-input AND function.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

74AHC1G00; 74AHCT1G00

PHILIPS 74ALVT16245 transceiver datasheet

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.

The 74LVC1G11 provides a single 3-input AND gate.

74LV General description. 2. Features. 8-bit addressable latch

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state

MM74HC573 3-STATE Octal D-Type Latch

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Transcription:

Features Operates as a GTL to LVTTL sampling receiver or LVTTL to GTL driver Operates at GTL, GTL+ or GTL levels 2.3 V to 3.6 V operation EN1 and EN2 enable control LVTTL I/O not 5 V tolerant ESD protection exceeds 2000 V HBM per JESD22- A114 and 1000 V CDM per JESD22-CC101 Latch-up protection exceeds 200 ma per JESD78 Package offered: TSSOP28 Pin Configuration Description The GTL2107 is a customized translator between dual Xeon processors, GTL /GTL/GTL+ I/O and the Platform Health Management, South Bridge and Power Supply 2.5V, 3.3 V LVTTL and GTL signals. Pin Description VREF 1 GTL reference voltage 1AO 2 data output (LVTTL), open-drain 2AO 3 data output (LVTTL), open-drain 5A 4 data input/output (LVTTL), open-drain 6A 5 data input/output (LVTTL), open-drain EN1 6 enable input (LVTTL) 11BI 7 data input (GTL) 11A 8 data input/output (LVTTL), open-drain 9BI 9 data input (GTL) 3AO 10 data output (LVTTL), open-drain 4AO 11 data output (LVTTL), open-drain 10AI1 12 data input (LVTTL) 10AI2 13 data input (LVTTL) GND 14 ground (0 V) 9AO 15 data output (LVTTL), push-pull 10BO2 16 data output (GTL) 10BO1 17 data output (GTL) 4BI 18 data input (GTL) 3BI 19 data input (GTL) 6BI 20 data input (GTL) 5BI 21 data input (GTL) 11BO 22 data output (GTL) EN2 23 enable input (LVTTL) 7BO2 24 data output (GTL) 7BO1 25 data output (GTL) 2BI 26 data input (GTL) 1BI 27 data input (GTL) VCC 28 positive supply voltage 1

PI4GTL2107 Block Diagram Figure 1: Block diagram (1) The enable on 7BO1/7BO2 include a that prevents the transient condition (where 5BI/6BI go from LOW to HIGH, and the LOW to HIGH on 5A/6A lags up to 100 ns) from causing a LOW glitch on the 7BO1/7BO2 outputs 2

Function Tables Power supervisor power good control H = HIGH voltage level; L = LOW voltage level; X = Don t care. Inputs Output EN1 1BI/2BI 1AO/2AO (open-drain) H L L H H H L X H Power supervisor power good control H = HIGH voltage level; L = LOW voltage level; X = Don t care. Inputs Output EN2 3BI/4BI 3AO/4AO (open-drain) H L L H H H L X H Southbridge SMI_L control H = HIGH voltage level; L = LOW voltage level. Input Output 9BI 9AO (open-drain) L L H H CPU SMI_L control H = HIGH voltage level; L = LOW voltage level. Inputs Output 10AI1/10AI2 9BI 10BO1/10BO2 L L L L H L H L L H H H PROCHOT L control H = HIGH voltage level; L = LOW voltage level. Inputs Input/output Output EN2 5BI/6BI 5A/6A(open-drain) 7BO1/7BO2 H L L H [1] H H L [2] L H H H H L H L [2] L L H H H L L H H L L L [2] H [1] The enable on 7BO1/7BO2 includes a that prevents the transient condition (where 5BI/6BI goes from LOW to HIGH, and the LOW to HIGH on 5A/6A lags up to 100 ns) from causing a low glitch on the 7BO1/7BO2 outputs. [2] Open-drain input/output terminal is driven to logic LOW state by an external driver. 3

Southbridge NMI control H = HIGH voltage level; L = LOW voltage level; X = Don t care. Inputs Input/output Output 11BI 11A(open-drain) 11BO L H L L L [1] H H L H [1] Open-drain input/output terminal is driven to logic LOW state by an external driver. Limiting values Symbol Parameter Conditions Min. Max. Unit VCC supply voltage 0.5 4.6 V IIK input clamping current VI <0V - 50 ma VI input voltage A port(lvttl) 0.5 [1] +4.6 V B port(gtl) 0.5 [1] +4.6 V IOK output clamping current VO <0V - 50 ma VO output voltage output in OFF or 0.5 [1] +4.6 V HIGH state A port output in OFF or 0.5 [1] +4.6 V HIGH state; B port IOL [2] LOW-level output current A port - 32 ma B port 30 ma IOH [3] HIGH-level output current A port -32 ma Tstg storage temperature 60 150 C maximum junction [4] Tj(max) +125 C temperature [1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed. [2] Current into any output in the LOW state. [3] Current into any output in the HIGH state. [4] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. Operating conditions 4

Recommended operating conditions Symbol Parameter Conditions Min. Typ. Max. Unit VCC supply voltage 2.3-3.6 V Lowest 0.71 0.75 0.79 V voltage V TT termination voltage [1] GTL 0.85 0.9 0.95 V GTL 1.14 1.2 1.26 V GTL+ 1.35 1.5 1.65 V Vref reference voltage overall 0.43 2 3VTT VCC/2 V Lowest 0.43 0.5 0.55 voltage GTL 0.5 0.6 0.63 V GTL 0.76 0.8 0.84 V GTL+ 0.87 1 1.1 V V I input voltage A port 0 3.3 3.6 V V IH HIGH-level input voltage V IL LOW-level input voltage A port; I OH I OL HIGH-level output current LOW-level output current B port 0 VTT 3.6 V A port and 2 - - V ENn VCC=3.3V A port and 1.7 - - V ENn VCC=2.5V B port Vref + 0.050 V - - 0.8 V VCC=3.3V A port; - - 0.7 V VCC=2.5V B port - - Vref - 0.050 V A port VCC=3.3V A port; VCC=2.5V Tamb ambient temperature operating in free-air [1] VTT maximum of 3.6 V with resistor sized so IOL maximum is not exceeded. - - -16 ma - - -6 ma A port - - 16 ma VCC=3.3V A port; - - 12 ma VCC=2.5V B port 15 ma 40 - -85 C 5

Static characteristics Recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb = 40 C to +85 C VOH VOL IOH Symbol Parameter Conditions Min. Typ. [1] Max. Unit HIGH-level 9AO; VCC = 3.0 V to 3.6 V; output IOH = 100 μa voltage 9AO; VCC = 3.0 V; IOH = 16 ma 9AO; VCC = 2.3 V; IOH = 6 ma LOW-level A port; VCC = 3.0 V; IOL = 4 output voltage [2] ma A port; VCC = 3.0 V; IOL = 8 ma A port; VCC = 3.0 V; IOL = 16 ma A port; VCC = 2.3V; IOL=8 ma A port; VCC = 2.3V; IOL =12 ma B port; VCC = 3.0 V; IOL = 15 ma High-level output current open-drain outputs; A port other than 9AO; VO = VCC; VCC = 3.6 V II input current A port; VCC = 3.6 V; VI = VCC A port; VCC = 3.6 V; VI = 0 V B port; VCC = 3.6 V; VI = VTT or GND ICC quiescent supply A or B port; VCC = 3.6 V; VI current = VCC or GND; IO = 0 ma ΔICC [3] additional supply current per input; A port or control inputs; Vcc-0.2 3.0 V 2.1 2.3 V 1.7 V 0.15 0.4 V 0.3 0.55 V 0.6 0.8 V 0.3 0.6 V 0.47 0.7 V 0.13 0.4 V ±1 ua ±1 ua ±1 ua ±1 ua 8 12 ma 500 ua VCC = 3.6 V; VI = VCC 0.6 V Co input/output A port; VO = 3.0 V or 0 V 5.0 pf capacitance B port; V O = V TT or 0 V 4.0 pf [1] All typical values are measured at VCC = 3.3 V and Tamb = 25 C. [2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [3] This is the increase in supply current for each input that is at the specified LVTTL voltage level rather than VCC or GND. 6

Dynamic characteristics VCC = 3.3 V ± 0.3 V. Symbol Parameter Conditions Min. Typ. [1] Max. Unit Vref = 0.73V; VTT = 1.1 V tplh LOW to HIGH na to nbo; 1 4 8 ns propagation 9BI to 9AO; 2 5.5 10 ns nbi to na or nao (open-drain 2 13 18 ns 9BI to 10BOn 2 6 11 ns 11A to 11BO 1 4 8 ns 11BI to 11A 2 7.5 11 ns 11BI to 11BO 2 8 13 ns 5BI to 7BO1 or 6BI to 7BO2; 4 7 11 ns tphl HIGH to LOW na to nbo 2 5.5 10 ns propagation 9BI to 9AO 2 5.5 10 ns nbi to na or nao (open-drain 2 4 10 ns 9BI to 10BOn 2 9 14 ns 11A to 11BO; 1 5.5 10 ns 11BI to 11A; 2 8.5 13 ns 11BI to 11BO [2] 2 14 21 ns 5BI to 7BO1 or 6BI to 7BO2; 100 205 350 ns tplz LOW to OFFstate EN1 to nao or EN2 to nao; 1 3 10 ns propagation EN1 to 5A (I/O) or EN2 to 6A 1 3 10 ns (I/O); tpzl OFF-state to EN1 to nao or EN2 to nao; 1 3 10 ns LOW EN1 to 5A (I/O) or EN2 to 6A 1 3 10 ns propagation (I/O); [1] All typical values are at VCC = 3.3 V and Tamb = 25 C. [2] Includes ~7.6 ns RC rise time of test load pull-up on 11A, 1.5 kω pull-up and 21 pf load on 11A has about 23 ns RC rise time. 7

Dynamic characteristics VCC = 3.3 V ± 0.3 V. Symbol Parameter Conditions Min. Typ. [1] Max. Unit Vref = 0.76 V; VTT = 1.2 V tplh LOW to HIGH na to nbo; 1 4 8 ns propagation 9BI to 9AO; 2 5.5 10 ns nbi to na or nao (open-drain 2 13 18 ns 9BI to 10BOn 2 6 11 ns 11A to 11BO 1 4 8 ns 11BI to 11A 2 7.5 11 ns 11BI to 11BO 2 8 13 ns 5BI to 7BO1 or 6BI to 7BO2; 4 7 11 ns tphl HIGH to LOW na to nbo 2 5.5 10 ns propagation 9BI to 9AO 2 5.5 10 ns nbi to na or nao (open-drain 2 4 10 ns 9BI to 10BOn 2 9 14 ns 11A to 11BO; 1 5.5 10 ns 11BI to 11A; 2 8.5 13 ns 11BI to 11BO [2] 2 14 21 ns 5BI to 7BO1 or 6BI to 7BO2; 100 205 350 ns tplz LOW to OFFstate EN1 to nao or EN2 to nao; 1 3 10 ns propagation EN1 to 5A (I/O) or EN2 to 6A 1 3 10 ns (I/O); tpzl OFF-state to EN1 to nao or EN2 to nao; 1 3 10 ns LOW EN1 to 5A (I/O) or EN2 to 6A 1 3 10 ns propagation (I/O); [1] All typical values are at VCC = 3.3 V and Tamb = 25 C. [2] Includes ~7.6 ns RC rise time of test load pull-up on 11A, 1.5 kω pull-up and 21 pf load on 11A has about 23 ns RC rise time. 8

Dynamic characteristics VCC = 2.5 V ± 0.2 V. Symbol Parameter Conditions Min. Typ. [1] Max. Unit Vref = 0.73V; VTT = 1.1 V tplh LOW to HIGH na to nbo; 1 4 8 ns propagation 9BI to 9AO; 2 7.5 14 ns nbi to na or nao (open-drain 2 13 18 ns 9BI to 10BOn 2 6.5 12 ns 11A to 11BO 1 4 8 ns 11BI to 11A 2 11 16 ns 11BI to 11BO 2 8 13 ns 5BI to 7BO1 or 6BI to 7BO2; 4 11 18 ns tphl HIGH to LOW na to nbo 2 9 15 ns propagation 9BI to 9AO 2 6 11 ns nbi to na or nao (open-drain 2 5 10 ns 9BI to 10BOn 2 10 16 ns 11A to 11BO; 1 6 11 ns 11BI to 11A; 2 8.5 13 ns 11BI to 11BO [2] 2 21 30 ns 5BI to 7BO1 or 6BI to 7BO2; 100 205 350 ns tplz LOW to OFFstate EN1 to nao or EN2 to nao; 1 4 12 ns propagation EN1 to 5A (I/O) or EN2 to 6A 1 4 12 ns (I/O); tpzl OFF-state to EN1 to nao or EN2 to nao; 1 4 12 ns LOW EN1 to 5A (I/O) or EN2 to 6A 1 4 12 ns propagation (I/O); [1] All typical values are at VCC = 2.5 V and Tamb = 25 C. [2] Includes ~7.6 ns RC rise time of test load pull-up on 11A, 1.5 kω pull-up and 21 pf load on 11A has about 23 ns RC rise time. 9

Dynamic characteristics VCC = 2.5 V ± 0.2 V. Symbol Parameter Conditions Min. Typ. [1] Max. Unit Vref = 0.76 V; VTT = 1.2 V tplh LOW to HIGH na to nbo; 1 4 8 ns propagation 9BI to 9AO; 2 7.5 14 ns nbi to na or nao (open-drain 2 13 18 ns 9BI to 10BOn 2 6.5 12 ns 11A to 11BO 1 4 8 ns 11BI to 11A 2 11 16 ns 11BI to 11BO 2 8 13 ns 5BI to 7BO1 or 6BI to 7BO2; 4 11 18 ns tphl HIGH to LOW na to nbo 2 9 15 ns propagation 9BI to 9AO 2 6 11 ns nbi to na or nao (open-drain 2 5 10 ns 9BI to 10BOn 2 10 16 ns 11A to 11BO; 1 6 11 ns 11BI to 11A; 2 8.5 13 ns 11BI to 11BO [2] 2 21 30 ns 5BI to 7BO1 or 6BI to 7BO2; 100 205 350 ns tplz LOW to OFFstate EN1 to nao or EN2 to nao; 1 4 12 ns propagation EN1 to 5A (I/O) or EN2 to 6A 1 4 12 ns (I/O); tpzl OFF-state to EN1 to nao or EN2 to nao; 1 4 12 ns LOW EN1 to 5A (I/O) or EN2 to 6A 1 4 12 ns propagation (I/O); [1] All typical values are at VCC = 2.5 V and Tamb = 25 C. [2] Includes ~7.6 ns RC rise time of test load pull-up on 11A, 1.5 kω pull-up and 21 pf load on 11A has about 23 ns RC rise time. 10

Waveforms VM = 1.5 V at VCC 3.0 V for A ports; VM = Vref for B ports. VM = 1.25 V at VCC < 3.0V for A ports; VM = Vref for B ports. Fig 2. Voltage waveforms Fig 3. Propagation Delay, 9BI to 9AO Fig 4. nbi to na (I/O) or nbi to nao open-drain outputs Fig 5. 5BI to 7BO1 or 6BI to 7BO2 Fig 6. EN2 to 5A (I/O) or 6A (I/O), or EN1 to nao, or EN2 to nao Fig 7. 11BI to 11A Fig 8. 11A to 11BO 11

Fig 9. Load circuit for A outputs (9AO) Fig 10. Load circuit for B outputs Fig 11. Load circuit for open-drain LVTTL I/O and open-drain outputs RL Load resistor CL Load capacitance; includes jig and probe capacitance RT Termination resistance; should be equal to Zo of pulse generators. 12

Application Information Fig.12 Typical Application 13

Mechanical Information Note: For latest package in fo, please ch eck: h ttp://w w w.pericom.com/su pport/packaging/packagin g -mech an icals-an d-th ermalch aracteristics/ Ordering Information Part No. Package Code Package PI4GTL2107LE L 28-Pin,173 mil Wide (TSSOP) PI4GTL2107LEX L 28-Pin,173 mil Wide (TSSOP), Tape & Reel Note: Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ E = Pb-free and Green Adding X Suffix= Tape/Reel 14