A Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation

Similar documents
4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

CMOS LOGARITHMIC CURVATURE-CORRECTED VOLTAGE REFERENCE BY USING A MULTIPLE DIFFERENTIAL STRUCTURE

0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS

A new curvature-corrected CMOS bandgap voltage reference

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

A High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -260~125 ºC Temperature Range and -50 db PSRR

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1

A Novel Sub-1 Volt Bandgap Reference with all CMOS

A low-voltage band-gap reference circuit with second-order analyses

PT5108. High-PSRR 500mA LDO GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS. Ripple Rejection vs Frequency. Ripple Rejection (db)

Lecture 12: MOSFET Devices

A Precision SiGe Reference Circuit Utilizing Si and SiGe Bandgap Voltage Differences

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

ECE 546 Lecture 10 MOS Transistors

The Devices. Jan M. Rabaey

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION


Compact, very low voltage, temperature-independent reference circuit

6.012 Electronic Devices and Circuits

Practice 3: Semiconductors

ECE 497 JS Lecture - 12 Device Technologies

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Microelectronics Main CMOS design rules & basic circuits

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Amplifiers, Source followers & Cascodes

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Microelectronics Part 1: Main CMOS circuits design rules

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

Simulation of the Temperature Influence in IC-EMC

Advanced Current Mirrors and Opamps

Chapter 3 Output stages

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

RP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

Lecture 4: CMOS Transistor Theory

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

6.012 Electronic Devices and Circuits Spring 2005

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

5-V Low Drop Fixed Voltage Regulator TLE

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI

6.012 Electronic Devices and Circuits

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

MOS Transistors Models

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

55:041 Electronic Circuits The University of Iowa Fall Final Exam

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

Homework Assignment 09

Tutorial #4: Bias Point Analysis in Multisim

Successive approximation time-to-digital converter based on vernier charging method

SOME USEFUL NETWORK THEOREMS

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

*1. Attention should be paid to the power dissipation of the package when the output current is large.

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

The current source. The Active Current Source

2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering

Digital Integrated Circuits A Design Perspective

Preamplifier in 0.5µm CMOS

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN MD MAHBUB HOSSAIN. Presented to the Faculty of the Graduate School of

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

MOS Transistor Theory

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

Integrated Circuits & Systems

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

EECS 105: FALL 06 FINAL

9/18/2008 GMU, ECE 680 Physical VLSI Design

P-MOS Device and CMOS Inverters

A 51pW Reference-Free Capacitive-Discharging Oscillator Architecture Operating at 2.8Hz. Sept Hui Wang and Patrick P.

A Leakage Control System for Thermal Stability During Burn-In Test

ECE315 / ECE515 Lecture 11 Date:

LD A high PSRR ultra low drop linear regulator with reverse current protection. Datasheet. Features. Applications.

Lecture 12: MOS Capacitors, transistors. Context

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

70 mv typ. (2.8 V output product, I OUT = 100 ma)

The Physical Structure (NMOS)

Electronic Circuits Summary

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

MOSFET: Introduction

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Bipolar Junction Transistor (BJT) - Introduction

Homework Assignment 08

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

Chapter 5. BJT AC Analysis

5 V/10 V Low Drop Voltage Regulator TLE 4266

The Devices: MOS Transistors

Semiconductor Physics Problems 2015

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS PTAT Floating reference voltage circuit for PTAT current generation using subthreshold MOS characteristics

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Delay and Energy Consumption Analysis of Conventional SRAM

IH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.

Transcription:

2016 3 rd International Conference on Engineering echnology and Application (ICEA 2016) ISBN: 978-1-60595-383-0 A Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation Shuowei Jin*, Zhenni Li, Jingjiao Li & Aixia Wang College of Information Science and Engineering, Northeastern University, Shenyang, Liaoning, China ABSRAC: he reference voltage source is the main part both in the analog and mixed-signal integrated circuits. A good reference voltage source can provide a stable voltage for the circuit, so that the system can work stable accurately. his paper describes a low power bandgap voltage reference with second order compensated, which utilizes a Kujik bandgap reference as the first order curvature correction and adding second order non-linear voltage compensation. he presented circuit is implemented in a 0.18μm CMOS technology, and the voltage supply (VDD) is 1.8V. Piecewise curvature compensation is employed to reduce the temperature coefficient of the bandgap reference from 465ppm/ C to 5.5ppm/ C, with a temperature range 45~85 C. he circuit works under the condition of 27 C, the output of the reference voltage is 1.207 V. he total current consumption of the whole bandgap is 11.69μA, the total area of the layout is 0.10132mm 2 and the power supply rejection ratio is -63dB. Keywords: low power; bandgap voltage reference; second order compensated 1 INRODUCION During the last years, the research of mobile device has been widely used, and the growing demand for low power is pushed by the fact that the majority of recently proposed systems are battery-operated [1]. Bandgap reference voltage circuit is necessary for high precision processing systems, such as voltage regulators, analog to digital converters, digital to analog converters [2]. Aggressive technology scaling coupled with scaled power supply units is reduced area on the expense of lower dynamic range. Hence, to achieve a high dynamic range with the reduced supply voltage, the reference voltage needs to be very accurate [3,4]. Since 1971 when Widlar proposed the bandgap voltage reference [5], the references went through much of research and many new methods are proposed in the literature [6]. A first order bandgap voltage reference circuit is inadequate to provide high accuracy voltage, thus several high order curvature compensation techniques have been proposed [7]-[9]. A high order nonlinear compensation reference is achieved by using different-type resistors, with the cost of process dependency in [7]. In [8], a CA *Corresponding author: jinshuowei@ise.neu.edu.cn current is generated to compensate bandgap voltage for accuracy. While in [9] the high order nonlinear reference is canceled utilizing MOS transistor operating in weak inversion region. his paper presents a second order curvature correction voltage reference, which uses a Kujik bandgap voltage reference source circuit as the first order, by adding second-order curvature compensation circuit, in order to implement a bandgap reference voltage source with very low temperature coefficient. his article is based on CMOS tsmc0.18 standard process, starts with a short introduction about the Kujik voltage reference in Section 2, and briefly describes the temperature dependence of the base in Section 3. Second-order curvature compensation bandgap voltage reference source circuit is approached in Section 4, and shows the experimental results and performance comparison with other bandgap voltage references. Finally, Section 5 draws the conclusion. 2 KUJIK BANDGAP VOLAGE REFERENCE Kujik bandgap voltage reference sources can be applied to standard CMOS process, with low power 477

consumption, low temperature coefficient. Figure 1 presents the bandgap voltage reference implementation. 3.1 Nonlinear second order piecewise compensation circuit he traditional bandgap voltage reference compensates a first order temperature coefficient in the whole temperature range, and it utilizes the sum of VBE which has a negative temperature coefficient and VBE which has a Positive temperature coefficient. VBE is not a linear function of temperature, so the bandgap voltage can obtain accurate compensation only near the reference temperature 0, and the greater the error will be caused by the greater the temperature range. If the whole temperature range is divided into several segments and compensated respectively, the temperature coefficient will be reduced effectively. In this paper, the whole temperature range is divided into two parts, and the core compensation schematic is shown in Figure 2. Figure 1. Kujik bandgap reference source. he circuit can be implements in a standard 0.18μm CMOS technology. wo PMOS transistors have the same width to length ratio, and the emitter area of Q2 is 8 times of the emitter area of Q1, noted by n=8. hen we have the following equations: VA VBEQ0 VB VBEQ2 R0IQ2 (1) hen we have R0IQ2 VBEQ0 VBEQ2 VBE V lnn (2) Figure 2. he core compensation schematic. So, the reference voltage is VB, and given by V R I V V V B 0 Q2 BEQ2 BE BEQ2 V ln nv BEQ2 (3) where V=k/q is positive temperature coefficient, k is Boltzmann s constant, is the absolute temperature in Kelvin, q is the electronic charge. VB is the first order bandgap reference voltage Vref. 3 LOW POWER HIGH PRECISION BANDGAP VOLAGE REFERENCE A first order bandgap voltage reference only has a first order linear compensation, and its temperature coefficient is still not small enough. In order to obtain more stable output bandgap voltage reference, this paper presents a nonlinear second order correction technique by using resistances. Figure 3. he schematic of piecewise compensation. VBE is the piecewise function of temperature, can be written as VBE =VBE (R3+R4)+INLR4, the temperature coefficient of R3 and R4 is ignored here. he compensating current is made up of two parts, one is 478

the positive temperature coefficient current IPA, and the other is piecewise compensation current INL. INL is the piecewise function of temperature, it is 0 when the temperature is low and it is IPA-ICA when the temperature is high, where ICA is negative temperature coefficient current. INL can be made by the schematic shown in Figure 3. he current of MP0 is ICA, when the temperature is low we can have ICA>IPA. If MP1 is in the saturation region, then we can have IMp1=ICA and IMp1>IPA. But according to the kirchhoff s current law, the current of MP1 is lower than IPA, MP1 must be in linear region, the VDS of MP1 is small, MP2 and MP3 will cut off. When the temperature is high we can have ICA<IPA, MP1 is in the saturation region, and the current of MP1 is ICA. he VDS of MP1 is big, MP2 and MP3 turn on, and the current is the difference of ICA and IPA, the current of MP3 is INL. In conclusion, the current of MP3 is 0 when the temperature is low and is the difference of ICA and IPA when the temperature is high. 3.2 Nonlinear second order bandgap voltage reference he presented bandgap voltage reference is shown in Figure 4. he emitter area of Q1 is 8 times of the emitter area of Q0 and Q2, the voltage of A and B is the same, and the reference voltage can be changed by adjusting the value of the resistors. base-emitter voltage when the temperature is 0, η is a temperature constant depending on the technology, α is the order of the temperature dependence of the collector current. If α=0, the BJ current is independent of temperature. If α=1, the BJ current is proportional to absolute temperature. From (4), ln is a high order nonlinear term, the first order bandgap voltage reference compensates for term, while the second order implies the additional cancellation of the nonlinear term. In Figure 2, M14, R2, R4 and Q2 make up the second order compensation circuit. he current of Q2 has been compensated by the first order, so it is temperature independence, α=0, the base-emitter voltage is given by VBE2VG VG VBE0 V ln (5) 0 0 he current of Q0 is proportional to absolute temperature, α=1, the base-emitter voltage is VBE0 1 VG VG VBE0 1V ln 0 0 (6) From Figure 2, the voltage of R2 and R4 is the difference between the base-emitter voltage of Q0 and Q2 VNL VBE2VBE0 V ln (7) 0 he current of M12, M13 is given as VG VG VBE0 I IVBE INL IPA R1 R1 0 1 V V V ln ln lnn R1 0 R2 0 R3 (8) Figure 4. Nonlinear second order correction bandgap voltage reference he goal of the first order bandgap voltage reference is to cancel the temperature dependence of a base-emitter voltage (VBE) by summing with a PA voltage. But the relationship between VBE and temperature is not fully liner, we have the following expression: k VBE VBG VBG VBE0 ln (4) 0 q 0 Where VBG is the bandgap voltage, VBE0 is the From (8), the current is temperature-independent, and the summation of the terms which contain is 0. We can have V V V ln R G BE0 n (9) 3 R 2 0 1 V V ln ln (10) R R 2 0 1 0 Combining equations (9) and (10) leads to the following R R V V qr K ln 0 n G BE0 0 2 (11) 1 R2 1 From (11) and (12), the value of R1 and R2 can be set by a proper value of R0. (12) 479

Figure 5. he whole circuit of the bandgap voltage reference. Figure 6. Layout of the presented reference. 3.3 he whole circuit of the bandgap voltage reference he whole circuit of the bandgap voltage reference is shown in Figure 5, which is made up of: bias circuit, OA, bandgap circuit and start-up circuit. he OA is shown in the middle of Figure 5. It is a folded cascode amplifier, for it has high voltage gain and good power supply ripple rejection. Using common source common grid, which has excellent shielding characteristics, can avoid the change of the output node to influence the input MOS. Meanwhile it has a high output impedance, and reduces the impact on current by the output voltage. Due to the 1 / f noise is inversely proportional to the area of the MOS pipe, the input PMOS is large, and it can reduce the power supply ripple rejection. he bias circuit is shown in the left of Figure 5. Appropriate bias voltage and current is provided by the left four MOS, and the bias voltage and current is low pertinence to the power supply. For determining the current, R0 in the source of M0 is set. Meanwhile the source and the substrate of the MOS is connected to eliminate the effect of the body. o prevent the bandgap reference from working on the zero working point, a start-up circuit formed by M1, M2, and M3 is necessary, which is shown in the right of Figure 6. If the bandgap reference works on the zero working point, the current is 0 of the whole circuit, Vref is 0, M3 cuts off. he gate voltage of M2 is Vdd+Vthp, which drives M2 on, the output of OA is then pulled down, the current of the bandgap reference no longer is 0, the circuit works up to the normal working point. Choosing proper size of M1 and M3, the gate voltage of M2 is lower than Vthn, then M2 cuts off, meanwhile the current of M3 is infinitesimally small. he start-up circuit does not affect the bandgap reference on normal working point. he layout of the presented reference is shown in Figure 6, and the total area is 0.10132mm 2. 4 SIMULAION RESULS his second order nonlinear compensated bandgap voltage reference will be fabricated in 0.18μm CMOS technology and the simulation tool that we used is Cadence. he supply voltage is 1.8V. he total current consumption of the whole bandgap is 11.69μA. he simulation result for the first order reference output voltage versus temperature is shown in Figure 7. he maximum output voltage is 1.170073V, the minimum voltage is 1.16927V and the output voltage is 1.16927V when the temperature is 27 C. he temperature coefficient is only 465ppm/ C. he simulation result for the second order nonlinear compensated reference output voltage versus temper- 480

ature is shown in Figure 8. he maximum output voltage is 1.207003V, the minimum voltage is 1.20617V and the temperature coefficient is only 5.5ppm/ C. current consumption and PSRR is good, the temperature coefficient is normal, and the active area is a little big. Figure 7. Simulation results for the first order reference output voltage versus temperature. Figure 9. Simulation result for PSRR. Figure 8. Simulation results for the second order nonlinear compensated reference output voltage versus temperature. he simulation result for PSRR (Power Supply Rejection Ratio) is shown in Figure 9. he PSRR is still -63dB at 1MHz. he simulation results for process corners are shown in Figure 10, and the process corner is the best. able 1 shows the comparison with other results. From the table, the reference voltage is highest, the Figure 10. Simulation results for process corners. 5 CONCLUSION A second order nonlinear compensated bandgap voltage reference is presented. he presented reference achieved a temperature coefficient of 5.5ppm/ C from -45 C to 85 C, and PSRR -63dB at 1MHz. he output value is from 1.20617V to 1.207003V. he total current consumption of the whole bandgap is 11.69μA. he total area of the layout is 0.10132mm 2. able 1. Comparison with other published results. Parameter Ref.[10] Ref.[11] Ref.[12] Presented reference Year reported 2012 2015 2014 2016 Supply voltage(v) 1.8 1.2 3 1.8 Current consumption(µa) 9.74 120 186 10.69 Reference voltage(mv) 500 735 1.158 1207 PSRR -58-30 -70-63 emperature coefficient(ppm/ C) 7.5 4.2 2.36 5.5 Active area(mm 2 ) 0.075 0.063 NA 0.101 echnology (µm CMOS) 0.35 0.13 0.35 0.18 481

REFERENCES [1] Ann-Johan, Annema. 1999. Low-power bandgap references featuring DMOS s, IEEE Journal of Solid-State Circuits, 34(4): 949-955. [2] Eric Bohannon, Clyde Washburn, P.R. Mukund. 2014. An ultra-thin oxide sub-1 V CMOS bandgap voltage reference. Int. J. Circ. heor. Appl., 42(8): 55-61. [3] Siew Kuok Hoon, Jun Chen, Maloberti. F. 2002. An improved bandgap reference with high power supply rejection, Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, 1(5): 833-836. [4] Y Jiang, E.K.E Lee. 2000 Design of low-voltage bandgap reference using transimpedance amplifier. IEEE ransactions on Circuits and Systems, 47(5): 552-555. [5] R. Widlar, 1971. New developments in IC voltage regulators, IEEE Int. Solid-State Circuits Conf. Dig. ech. Pap., 6(1): 2-7. [6] Dalton Martini Colombo, Gilson Wirth, Sergio Bampi. 2015. Sub-1 V band-gap based and MOS threshold-voltage based voltage references in 0.13 µm CMOS. Analog Integrated Circuits and Signal Processing, 82(1): 23-30. [7] Ka Nang Leung, Mok, P.K.., Chi Yat Leung. 2003. A 2V 23μA 5.3ppm/ C curvature-compensated CMOS bandgap voltage reference Circuits, IEEE Journal of Solid-State, 38(3): 561-564. [8] Andreou, C.M., Koudounas, S., Georgiou, J. 2012. A novel wide-temperature-range, 3.9ppm/ C CMOS bandgap reference circuit, IEEE Journal of Solid-State Circuits, 47(2): 574-581. [9] Bill Ma, Fengqi Yu. 2014. A Novel 1.2 V 4.5-ppm/ C curvature-compensated cmos bandgap reference, IEEE ransactions on Circuits and Systems I: Regular Papers, 61(4): 1026-1035. [10] Basyurt, P.B., Aksin, D.Y. 2012. Design of a curvature-corrected bandgap reference with 7.5ppm/ C temperature coefficient in 0.35μm CMOS process, Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, pp: 3142-3145. [11] Duan Q., Roh J. 2015. A 1.2-V 4.2-ppm/ C high-order curvature-compensated CMOS bandgap reference, IEEE ransactions on Circuits and Systems I, 62(3): 662-670. [12] Necula I. C., Cosmin Radu Popa. 2014. Voltage reference with second order curvature correction. Semiconductor Conference (CAS), pp: 251-254. 482