Cut-and-Paste Organic FET Customized ICs for Application to Artificial Skin

Similar documents
Supporting Online Material for

Free-standing Organic Transistors and Circuits. with Sub-micron thickness

Lecture 0: Introduction

High Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System

Floating Point Representation and Digital Logic. Lecture 11 CS301

Supporting Information

Introducing the RoVaCBE Flagship project: Roll-to-roll Vacuum-processed Carbon Based Electronics. Dr Hazel Assender, University of Oxford

MOS Transistor Properties Review

Supplementary Figures

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Chapter 4 Field-Effect Transistors

S No. Questions Bloom s Taxonomy Level UNIT-I

High speed vacuum deposition of organic TFTs in a roll-to-roll facility

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Electrochemically Exfoliated Graphene as Solution-Processable, Highly-Conductive Electrodes for Organic Electronics

Roll-to-roll manufacture of organic transistors for low cost circuits

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

Supporting Information

MOS Transistor Theory

MOSFET: Introduction

nmos IC Design Report Module: EEE 112

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

Characterization of electric charge carrier transport in organic semiconductors by time-of-flight technique

Electronic Supplementary Information. Molecular Antenna Tailored Organic Thin-film Transistor for. Sensing Application

Recent Progress and Challenges for Relay Logic Switch Technology

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Lecture 25. Semiconductor Memories. Issues in Memory

SUPPLEMENTARY INFORMATION

EPC2107 Enhancement-Mode GaN Power Transistor Half-Bridge with Integrated Synchronous Bootstrap

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lecture 12: MOSFET Devices

Stretchable Graphene Transistors with Printed Dielectrics and Gate Electrodes

Analog Technologies. High Stability Miniature Thermistor ATH10K0.1%1R25

Semiconductor memories

Digital Integrated Circuits A Design Perspective

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

High-Mobility n-channel Organic Field Effect Transistors based on Epitaxially Grown C 60 Films

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 12 CMOS Delay & Transient Response

The Mismatch Behavior P(x,y)

MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

Woo Jin Hyun, Ethan B. Secor, Mark C. Hersam, C. Daniel Frisbie,* and Lorraine F. Francis*

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

GMU, ECE 680 Physical VLSI Design 1

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

6.012 Electronic Devices and Circuits

Chapter 5 MOSFET Theory for Submicron Technology

Lecture 4: CMOS Transistor Theory

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

The Devices. Jan M. Rabaey

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

CMOS Transistors, Gates, and Wires

Supporting Online Material for

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

SUPPLEMENTARY INFORMATION

SEMICONDUCTOR MEMORIES

Wafer-scale fabrication of graphene

Supporting Information. Fast Synthesis of High-Performance Graphene by Rapid Thermal Chemical Vapor Deposition

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

Thin Film Transistors (TFT)

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

VLSI Design and Simulation

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

High-Performance Semiconducting Polythiophenes for Organic Thin Film. Transistors by Beng S. Ong,* Yiliang Wu, Ping Liu and Sandra Gardner

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EPC2108 Enhancement-Mode GaN Power Transistor Half-Bridge with Integrated Synchronous Bootstrap

ENEE 359a Digital VLSI Design

Low Switching Loss and Scalable V LDMOS Transistors with Low Specific On-Resistance

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Semiconductor Memories

2. (2pts) What is the major reason that contacts from metal to poly are not allowed on top of the gate of a transistor?

percolating nanotube networks

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Microelectronics Part 1: Main CMOS circuits design rules


ECE 546 Lecture 10 MOS Transistors

2D-2D tunneling field effect transistors using

Magnetic core memory (1951) cm 2 ( bit)

Semiconductor Memory Classification

Characteristics and Definitions Used for Film Capacitors

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

Lecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995

Lecture 12: MOS Capacitors, transistors. Context

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

FIXED THICK FILM CHIP RESISTORS; RECTANGULAR TYPE & HIGH OHM. RoHS COMPLIANCE ITEM Halogen and Antimony Free

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

From Physics to Logic

MOS Transistor I-V Characteristics and Parasitics

Digital Electronics Part II - Circuits

Transcription:

Cut-and-Paste Organic FET Customized ICs for Application to Artificial Skin Takao Someya 1, Hiroshi Kawaguchi 2, Takayasu Sakurai 3 1 School of Engineering, University of Tokyo, Tokyo, JAPAN 2 Institute of Industrial Science, University of Tokyo, Tokyo, JAPAN 3 Center for Collaborative Research, University of Tokyo, Tokyo, JAPAN Contact author (Speaker): Takao Someya Quantum Phase Electronics Center, School of Engineering, University of Tokyo 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656 JAPAN Phone: +81-3-5841-6820 Fax: +81-3-5841-6834 Email: someya@ap.t.u-tokyo.ac.jp Abstract A flexible and large-area pressure sensor suitable for artificial skin applications has been fabricated using organic transistors and rubbery sensors integrating row decoders, column selectors and a pressure-sensitive array. Cut-and-paste customizability is first introduced in designing the organic circuits, which makes the circuit scalable and realizes an arbitrary size of the area sensor using the same sheet of organic circuits by cutting and pasting with a connecting plastic tape. 1

Organic transistor circuits are attracting attention for complementing the highperformance yet expensive silicon VLSIs [1, 2, 3]. The organic FETs (OFETs) are characterized by several features. First, fabrication cost of organic circuit is low even for large area electronics. Secondly, flexible circuits can be realized. Lastly, carrier mobility is about three orders of magnitude lower than silicon and the resultant circuit is slow in speed. The slow speed may not fit for video and RF applications. All these features, however, are suitable for most of area sensor applications. Among area sensors, sensing of a touch is important for robots of the next generation and wireless sensor network. Thus artificial skin integrating pressure sensors and peripheral electronics using OFETs is fabricated for the first time based on the scalable circuit concept whose feasibility has been demonstrated in this paper. Device structure and fabrication process are described in Fig. 1. First, gold gate electrodes are patterned with the conventional photolithography and lift-off process (or shadow mask technique) on a 75-µm thick polyethylene naphthalate (PEN) or polyimide (PI) film with super low shrinkage for soldering afterwards. Then, PI insulator is spin-coated with rotation speed of 3000rpm on the film and cured at 180C for 1hr in an oven under the nitrogen environment. Then, some part of PI film is removed by a CO 2 laser drill machine to make via holes. Next, pentacene is deposited through a shadow mask on the film by vacuum sublimation at the pressure of 30µPa at ambient substrate temperature. The nominal thickness of the pentacene layer is 30nm. The chemical structure of pentacene is shown in the figure. Gold is evaporated on the film to form source/drain electrodes (top contact geometry). To complete the integration, above-mentioned OFETs are stacked with pressure sensors. The pressure sensors are made of pressure-sensitive conductive rubbery sheets sandwiched between a copper-coated PI film and another PI film with two-dimensional via hole matrix 2

with round diameter of 100µm and spatial periodicity of 2.54mm (0.1in). The via holes are fabricated on the PI films by the conventional method similar to flexible circuit boards; combination of chemical etching, drilling and plating. The pressure-sensitive sheet is 0.5-mm thick silicone rubber containing graphite. Resistance changes from 10MΩ to 100Ω, depending on the pressure applied to the sheet. Finally, encapsulation of the whole device is done by polyethylene terephthalate (PET) film laminated in nitrogen ambient. Fig. 2 shows measured V DS -I DS characteristics of the fabricated PMOS OFET. Only PMOS is used in the circuit design. The measured curves are reproduced quite well by SPICE MOS model level 1 with serial resistors of 200kΩ. The model is used in the SPICE simulation afterwards. I DS did change in time but with the material and the structure used here, the rapid change occurs in a minute and after the initial change, I DS change and hysteresis do not affect the circuit operation. Since the OFET characteristics are fluctuated by fabrication, fixed ratio type of circuits are eliminated in designing the system. A circuit diagram of the area sensor system is shown in Fig. 3, which has three parts; a sensor matrix, row decoders and column selectors. Three parts are fabricated separately and connected with a PET film with evaporated gold stripes of 0.1-in pitch and conductive glue called a connecting tape, which enables the cut-and-paste customization of the area sensor size. The sensor matrix consists of 16 x 16 pressure-sensitive cells, whose size is 0.1in x 0.1in. In the diagram, a 16 x 16 case is depicted but if a small area sensor of 4 x 4 cells is needed, the circuit is cut along a rectangle specified by a dashed line and the cut-down version of the area sensor works without modification. This is because the row decoder and the column circuit are carefully designed and laid out so that any 4n x 4n (n 4) cell matrix can be driven just by cutting out required part from the sheet of circuit. At the edge of every 4 rows and 4 columns, wires are slightly widened to make the connection by the connecting 3

tape easier. If the required shape of the sensor matrix is not rectangular, it is also possible to cut and remove a corner as far as the sensor matrix is convex. The customization through cut and paste is preferable because there is no need to make a new mask depending on the required size and shape. This reduces the turn-around-time and cost. Although the fabricated circuit in this paper has the 16 x 16 cells, the concept can be expanded to arbitrarily large size. A long sheet of row decoders, a long sheet of column selectors and a large area sensor matrix are fabricated and prepared in advance. When the required size and shape is fixed, an appropriate part of the circuit are cut out from the prefabricated sheets and then glued together by the connecting tape. Fig. 4a shows a measured pressure dependence of static current flowing through the sensor cell. When the area sensor is pushed by a rectangular object, only corresponding part of the pressure-sensitive rubber turns on and the corresponding cells pull the bit lines up to V DD as shown in Fig. 4b. Fig. 5 is measured operation waveforms of the area sensor. The delay from row decoder activation signal φ R -bar to bit-out is 23ms. Since 4-bit data are read out in parallel, less than 2 seconds is needed to scan over 16 x 16 sensor cells. The delay dependence on V DD is shown in Fig. 6. With increasing V DD up to 100V, the delay can be reduced to about a half. The measured points are compared with the simulation using the above-mentioned SPICE model. There is a room for an order of magnitude reduction in delay by decreasing channel length, reducing the line width of word lines and other bus lines to reduce capacitance and making the logic threshold voltage of the external circuit which senses the bit-out signal to 10V instead of 20V. Fig. 7 shows a photograph of the artificial skin system consisting of the 16 x 16 sensor matrix, the row decoders and the column selectors glued with the connecting tapes. The 4

system can be bent down to 5mm in radius, which is sufficient to wrap around the surface of a round object like a robot. The change of the OFET current caused by bending is measured using a bare OFET without a pressure-sensitive rubber and encapsulation. With the bending around a bar of 5-mm in radius, the current is decreased less than 3%, when the organic material is incurred a stretching force. The transistor is fully functional even with the bending of down to 1mm in radius. This demonstrates the feasibility of mechanically flexible circuits. Acknowledgement The authors would like to express their deep appreciation to Tadashi Kobayashi and Tsuyoshi Sekitani for useful discussions, suggestions and support in the fabrication. This study is supported by Industry Technology Research Grant Program in 2003 by NEDO of Japan, a Grant-in-Aid for Scientific Research and IT Program, MEXT, Japan References [1] R. Brederlow et al., Evaluation of the Performance Potential of Organic TFT Circuits, ISSCC, pp.378-379, Feb.2003. [2] E. Huitema et al., Plastic Transistors in Active-Matrix Displays, ISSCC, pp.380-381, Feb.2003. [3] E. Cantatore et al., Circuit Yield of Organic Integrated Electronics, ISSCC, pp.382-383, Feb.2003. 5

Pressure Drain PET film Copper-coated PI film for V DD Pressure-sensitive rubber PI insulator with vias Source V DD Gate (1) Patterning of gate electrodes PI PEN or PI film Via Organic semiconductor (a) (4) Deposition of pentacene through shadow masks (2) Spin-coating and curing of PI (5) Deposition of S/D electrodes through shadow masks (3) Via process with laser drill machine Pentacene (b) Figure 16.2.1: Figure 1: (a) Device structure, (b) process flow with chemical structure of pentacene 6

I DS [µa] 30 20 10 L=100µm, W=2mm V GS = -40V -30V -20V -10V Measurement Simulation SPICE MOS model level 1 S 200k G 200k D 0-40 -30-20 -10 0 V DS [V] Figure 16.2.2: Figure 2: I DS -V DS of fabricated PMOS OFET 7

R 3 R 3 R 2 R 2 R 1 R 1 R 0 R 0 φ R 0 = pressure-sensitive rubber 1 2 3 NAND4 C 16x16 matrix D E Row decoders 4x4 matrix F V DD GND GND V DD Column selectors NAND2 D 0 D 1 D 2 D 3 φ C C 0 C 0 C 1 C 1 Figure 16.2.3: Figure 3: Circuit diagram 8

30 (a) V DS =40V (b) I DS [µa] 20 Pressure G 2N 1N 10 0.5N 0N 0-40 -30-20 -10 0 V GS [V] S D 10 20 Bit line voltage [V] 40 30 20 10 2N 0 0 10 20 30 40 Position [mm] Figure 16.2.4: Figure 4: (a) Pressure dependence of sensor cell, (b) bit-out when a part of area sensor is pressed 9

Decoder-out (word line) 23ms Bit-out (D X ) (bit line) 40V 20V With pressure Without pressure R x, C x φ R, φ C Decoder-out & bit-out (D x ) 40V 50V -20V 40V Figure 16.2.5: Figure 5: Operation waveforms 10

30 Measurement Delay [ms] 20 10 Simulation 0 0 20 40 60 80 100 V DD [V] Figure 16.2.6: Figure 6: Delay dependence on V DD 11

Row decoders 40mm Cuttable here 40mm 16x16 sensor matrix Connecting tapes 4 x 4 version Widened wires for connecting tapes Column selectors & output Cuttable here Figure 16.2.7: Figure 7: Photograph of fabricated artificial skin system 12