Chapter 2: Logical levels, timing and delay

Similar documents
More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits

Physical Limitations of Logic Gates Week 10a

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

Learning Objectives: Practice designing and simulating digital circuits including flip flops Experience state machine design procedure

non-linear oscillators

U(t) (t) -U T 1. (t) (t)

Non Linear Op Amp Circuits.

6.01: Introduction to EECS I Lecture 8 March 29, 2011

( ) = Q 0. ( ) R = R dq. ( t) = I t

Chapter 4 DC converter and DC switch

Topic Astable Circuits. Recall that an astable circuit has two unstable states;

EECS 141: FALL 00 MIDTERM 2

UNIVERSITY OF CALIFORNIA AT BERKELEY

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter

RC, RL and RLC circuits

( ) ( ) if t = t. It must satisfy the identity. So, bulkiness of the unit impulse (hyper)function is equal to 1. The defining characteristic is

h[n] is the impulse response of the discrete-time system:

Basic Principles of Sinusoidal Oscillators

Lab 10: RC, RL, and RLC Circuits

Synthesis of Reversible Synchronous Counters

6/27/2012. Signals and Systems EE235. Chicken. Today s menu. Why did the chicken cross the Möbius Strip? To get to the other er um

EECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits

Chapter 2: Principles of steady-state converter analysis

10/10/2011. Signals and Systems EE235. Today s menu. Chicken

Homework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5

Linear Circuit Elements

R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#

i L = VT L (16.34) 918a i D v OUT i L v C V - S 1 FIGURE A switched power supply circuit with diode and a switch.

6.003 Homework #9 Solutions

SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table

EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

Pulse Generators. Any of the following calculations may be asked in the midterms/exam.

EECE 301 Signals & Systems Prof. Mark Fowler

Lecture -14: Chopper fed DC Drives

4/9/2012. Signals and Systems KX5BQY EE235. Today s menu. System properties

The problem with linear regulators

2.4 Cuk converter example

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

SOLUTIONS TO ECE 3084

AC Circuits AC Circuit with only R AC circuit with only L AC circuit with only C AC circuit with LRC phasors Resonance Transformers

Chapter 4 AC Network Analysis

Linear Response Theory: The connection between QFT and experiments

Cosmic Feb 06, 2007 by Raja Reddy P

Phys1112: DC and RC circuits

I. Introduction to place/transition nets. Place/Transition Nets I. Example: a vending machine. Example: a vending machine

Solutions to the Exam Digital Communications I given on the 11th of June = 111 and g 2. c 2

gechstudentszone.wordpress.com

Random Walk with Anti-Correlated Steps

V AK (t) I T (t) I TRM. V AK( full area) (t) t t 1 Axial turn-on. Switching losses for Phase Control and Bi- Directionally Controlled Thyristors

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania

EECE 301 Signals & Systems Prof. Mark Fowler

Explaining Total Factor Productivity. Ulrich Kohli University of Geneva December 2015

Lecture 20: Riccati Equations and Least Squares Feedback Control

Biol. 356 Lab 8. Mortality, Recruitment, and Migration Rates

Basic Circuit Elements Professor J R Lucas November 2001

Circuit Variables. AP 1.1 Use a product of ratios to convert two-thirds the speed of light from meters per second to miles per second: 1 ft 12 in

Analytic Model and Bilateral Approximation for Clocked Comparator

Università degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.

Experimental Buck Converter

Math 2142 Exam 1 Review Problems. x 2 + f (0) 3! for the 3rd Taylor polynomial at x = 0. To calculate the various quantities:

CSE Computer Architecture I

Lecture 1 Overview. course mechanics. outline & topics. what is a linear dynamical system? why study linear systems? some examples

CHAPTER 12 DIRECT CURRENT CIRCUITS

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.

Electrical and current self-induction

6.003 Homework #9 Solutions

F This leads to an unstable mode which is not observable at the output thus cannot be controlled by feeding back.

LAPLACE TRANSFORM AND TRANSFER FUNCTION

CHAPTER 3 PSM BUCK DC-DC CONVERTER UNDER DISCONTINUOUS CONDUCTION MODE

EE 435 Lecture 42. Phased Locked Loops and VCOs

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

SPH3U: Projectiles. Recorder: Manager: Speaker:

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class

Physics 310 Lecture 8a Digital Circuits

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

ELG 2135 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS

Chapter 7: Solving Trig Equations

Chapter 7: Inverse-Response Systems

Lectures 29 and 30 BIQUADRATICS AND STATE SPACE OP AMP REALIZATIONS. I. Introduction

PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description

EXERCISES FOR SECTION 1.5

EE 315 Notes. Gürdal Arslan CLASS 1. (Sections ) What is a signal?

MC14175BDR2G. Quad Type D Flip Flop

Linear Time-invariant systems, Convolution, and Cross-correlation

4.1 - Logarithms and Their Properties

Chapter 7 Response of First-order RL and RC Circuits

10. State Space Methods

Notes 04 largely plagiarized by %khc

Bernoulli numbers. Francesco Chiatti, Matteo Pintonello. December 5, 2016

Solutions Problem Set 3 Macro II (14.452)

Analogue amplifier card

CHAPTER 2 Signals And Spectra

Problem Set #1. i z. the complex propagation constant. For the characteristic impedance:

Introduction to AC Power, RMS RMS. ECE 2210 AC Power p1. Use RMS in power calculations. AC Power P =? DC Power P =. V I = R =. I 2 R. V p.

Lecture 2-1 Kinematics in One Dimension Displacement, Velocity and Acceleration Everything in the world is moving. Nothing stays still.

Electrical Circuits. 1. Circuit Laws. Tools Used in Lab 13 Series Circuits Damped Vibrations: Energy Van der Pol Circuit

Longest Common Prefixes

Transcription:

28.1.216 haper 2: Logical levels, iming and delay Dr.-ng. Sefan Werner Winersemeser 216/17 Table of conen haper 1: Swiching lgebra haper 2: Logical Levels, Timing & Delays haper 3: Karnaugh-Veich-Maps 2.1 Logical levels haper 4: Number Sysems 2.2 Timing diagrams 2.3 Propagaion delays haper 5: inary rihmeic 2.4 Hazards haper 6: inary odes haper 7: ombinaional ircui Design haper 8: Laches and Flip Flops haper 9: Finie Sae Machines haper 1: asic Sequenial ircuis Winersemeser 216 2of 2 1

28.1.216 Ranges for logical values in posiive logic in posiive logic low: signal mus be smaller hen he upper bound of he range high: signal mus be a leas equal o he lower border of he range hese wo areas are separaed by a hird area (hus U L,max U H,min ) so ha a corruped logical signal migh be recognized U H,max Range for logical l1 U H,min Logic values undefined U L,max U L,min Range for logical Winersemeser 216 3of 2 Typical volage ranges for logic gaes Logical Logical TTL circuis 7V.7 24 2.4 5 V MOS circuis -.5 V 3 15 V Keep in mind: here is sill he difference beween posiive logic and negaive logic Umax U max Umin logical logical 1 U min logical logical 1 Winersemeser 216 4of 2 2

28.1.216 Example: iming diagram for he conjuncion = 1 1 1 1 1 Winersemeser 216 5of 2 Example: iming diagram for he disjuncion =+ Winersemeser 216 6of 2 3

28.1.216 Example: propagaion delays for an inverer U in U ou change of npu signal PLH oupu response o inpus change change of npu signal Oupu goes from low -> high Keep in mind: i is he oupu ha rules PHL oupu response o inpus change Oupu goes from high -> low Winersemeser 216 7of 2 Example: propagaion delays for an inverer U in U ou PLH <!!! PHL Winersemeser 216 8of 2 4

28.1.216 Rise ime and fall ime U in U ou Signals need ime o fall => fall ime F Signals need ime o rise => rise ime R Winersemeser 216 9of 2 How o calculae R and F? U ou 9% 1% R F To calculae R and F measure he acual imes for he signal having 1% and 9% of he acual volage. R =(U=.9 U max ) (U=1U (U=.1 U max ) F =(U=.1 U max ) (U=.9 U max ) Keep in mind: no neccessarily F = R Winersemeser 216 1 of 2 5

28.1.216 Propagaion delays and signal flanks U inpu 9% 5% 1% U ou Now: several possibiliies o measure delays, e.g.:?? npu sars changing o oupu sars changing?? npu sars changing o oupu ends changing?? ec... 9% 5% 1% Winersemeser 216 11 of 2 Propagaion delays and signal flanks U inpu 9% 5% 1% U ou PLH PHL Propagaion delays are measured as he ime beween he inpu signal being 5% of he maximum volage and he oupu volage being 5% of he maximum volage 9% 5% 1% Winersemeser 216 12 of 2 6

28.1.216 Example: Propagaion delays of combinaional circuis D D E=D ++ K=++ Theoreical resul for four differen inpu saes D 1 1 1 1 1 mplemenaion of x=(++) D =E K ll gaes have he same propagaion delays: PLH = PHL = PL =1ns ssign: E=D K=++ =E K Winersemeser 216 13 of 2 Timing diagram 1 2 3 4 D E K P P T= 2 P P T= 2 P P The circui is called a regular wo layer circui, as any inpu signal has o pass exacly wo elemens wih a fixed ransiion ime for all possible inpu combinaions of T =2 P. Winersemeser 216 14 of 2 7

28.1.216 Timing diagram for a differen implemenaion Z D W Differen implemenaion of f = (++) D 1 2 3 4 D Z ++ he oal propagaion delay for his inpu sae is p =3 ns. Winersemeser 216 15 of 2 Example for gliches and hazards onsider he following implemenaion of a funcion =(+) and he given inpu sequence 1 1 1 Obviously he oupu of a circui implemening his funcion should remain for he given inpu sequence. Now: onsider he given implemenaion propagaion delays of 1 ns Draw he iming diagram Winersemeser 216 16 of 2 8

28.1.216 Example for gliches and hazards onsider he following implemenaion of a funcion =(+) and he given inpu sequence 1 1 1 he informaion abou going up reaches he las gae by P earlier han he informaion abou going down. Winersemeser 216 17 of 2 Example for gliches and hazards onsider he following implemenaion of a funcion =(+) and he given inpu sequence 1 1 1 ns 1 ns hazards and he resuling gliches migh rigger unwaned saes in he circui somewhere else, so hey mus no be ignored Winersemeser 216 18 of 2 9

28.1.216 Using hazards 1 ns circui generaes (heoreically ) a permanen 1 circui is obviously a hazard. p Noice: when jumps from ->1, he circui generaes a glich glich has pulse widh of Pulswidh = P. circui can be seen as a pulse generaor (raising-flank-o-pulse converer); i generaes a pulse whenever a raising flank occurs a. Using an (odd) number of n inverers i is possible o generae pulses of Pulswidh =n P wih his echnique. Winersemeser 216 19 of 2 Flank-o-pulse converer wih riple pulse widh 3 p Winersemeser 216 2 of 2 1