BLA6H LDMOS avionics power transistor

Similar documents
CAUTION This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

Application information Mode of operation f V DS P L G p η D (MHz) (V) (W) (db) (%) CW pulsed RF

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

BLF189XRA; BLF189XRAS

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

BF556A; BF556B; BF556C

BUK A. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

BUK A. N-channel TrenchMOS logic level FET

60 V, 0.3 A N-channel Trench MOSFET

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

BUK A. N-channel TrenchMOS standard level FET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

BUK B. N-channel TrenchMOS standard level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN BS. High efficiency due to low switching and conduction losses

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

BUK B. N-channel TrenchMOS logic level FET

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

N-channel TrenchMOS standard level FET

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

N-channel TrenchMOS logic level FET

4-bit magnitude comparator

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

The 74LV08 provides a quad 2-input AND function.

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

PSMN3R5-40YSD. 1. Quick reference data. 2. Pinning information. 3. Ordering information. 15 August 2018 Objective data sheet

IMPORTANT NOTICE. use

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

Low-power dual Schmitt trigger inverter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC153-Q100; 74HCT153-Q100

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC151-Q100; 74HCT151-Q100

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74HC280; 74HCT bit odd/even parity generator/checker

7-stage binary ripple counter

BCM857BV; BCM857BS; BCM857DS

UHF power MOS transistor IMPORTANT NOTICE. use

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

The 74AXP1G04 is a single inverting buffer.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

Low-power configurable multiple function gate

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

DATA SHEET. PMEM4010ND NPN transistor/schottky diode module DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 28.

DISCRETE SEMICONDUCTORS DATA SHEET. ok, halfpage M3D302. PMEM4020ND NPN transistor/schottky-diode module. Product data sheet 2003 Nov 10

IMPORTANT NOTICE. use

DATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.

Transcription:

Rev. 1 22 April 21 Product data sheet 1. Product profile 1.1 General description 6 W LDMOS pulsed power transistor intended for TCAS and IFF applications in the 13 MHz to 19 MHz range. Table 1. Test information Typical RF performance at T case =25 C; t p = 5 μs; δ = 2 %; I Dq = 1 ma; in a class-ab production test circuit. Mode of operation f V DS P L G p η D t r t f (MHz) (V) (W) (db) (%) (ns) (ns) pulsed RF 13 to 19 48 6 17 52 11 5 CAUTION This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling. 1.2 Features and benefits Typical pulsed RF performance at a frequency of 13 MHz to 19 MHz, a supply voltage of 48 V, an I Dq of 1 ma, a t p of 5 μs with δ of 2 %: Output power = 6 W Power gain = 17 db Efficiency = 52 % Easy power control Integrated ESD protection High flexibility with respect to pulse formats Excellent ruggedness High efficiency Excellent thermal stability Designed for broadband operation (13 MHz to 19 MHz) Internally matched for ease of use Compliant to Directive 22/95/EC, regarding restriction of hazardous substances (RoHS)

1.3 Applications 2. Pinning information 6 W LDMOS pulsed power transistor intended for TCAS and IFF applications in the 13 MHz to 19 MHz frequency range Table 2. Pinning Pin Description Simplified outline Graphic symbol 1 drain1 2 drain2 1 2 1 3 gate1 5 4 gate2 3 4 3 5 5 source [1] 4 2 sym117 [1] Connected to flange. 3. Ordering information Table 3. 4. Limiting values Type number Ordering information Package Name Description Version - flanged balanced LDMOST ceramic package; SOT539A 2 mounting holes; 4 leads 5. Thermal characteristics Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage - 1 V V GS gate-source voltage.5 13 V I D drain current - 72 A T stg storage temperature 65 +15 C T j junction temperature - 2 C Table 5. Thermal characteristics Symbol Parameter Conditions Typ Unit Z th(j-case) transient thermal impedance from junction to case T case =85 C; P L =6W t p = 1 μs; δ = 1 %.6 K/W t p = 5 μs; δ = 2 %.35 K/W _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 2 of 13

6. Characteristics Table 6. DC characteristics T j = 25 C; per section unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit V (BR)DSS drain-source breakdown voltage V GS =V; I D = 2.7 ma 1 - - V V GS(th) gate-source threshold voltage V DS = 1 V; I D = 27 ma 1.25 1.8 2.25 V I DSS drain leakage current V GS =V; V DS = 5 V - - 1.4 μa I DSX drain cut-off current V GS =V GS(th) + 3.75 V; 32 42 - A V DS =1V I GSS gate leakage current V GS =11V; V DS = V - - 14 na g fs forward transconductance V DS =1V; I D = 27 ma 1.6 3 - S R DS(on) drain-source on-state resistance V GS =V GS(th) + 3.75 V; I D =9.5A - 1 169 mω Table 7. RF characteristics Mode of operation: pulsed RF; t p = 5 μs; δ = 2 %; RF performance at V DS =48V; I Dq =1mA; T case =25 C; unless otherwise specified, in a class-ab production test circuit. Symbol Parameter Conditions Min Typ Max Unit P L output power 6 - - W V DS drain-source voltage P L = 6 W - - 48 V G p power gain P L = 6 W 16 17 - db RL in input return loss P L =6W 8 12 - db P L(1dB) output power at 1 db gain compression - 7 - W η D drain efficiency P L = 6 W 47 52 - % P droop(pulse) pulse droop power P L =6W -.3 db t r rise time P L = 6 W - 11 3 ns t f fall time P L =6W - 5 3 ns 6.1 Ruggedness in class-ab operation The is capable of withstanding a load mismatch corresponding to VSWR = 5 : 1 through all phases under the following conditions: V DS =48V; I Dq =1mA; P L =6W; t p = 5 μs; δ = 2 %; f = 13 MHz. _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 3 of 13

7. Application information 7.1 Impedance information Table 8. Typical impedance Typical values per section unless otherwise specified. f Z S Z L MHz Ω Ω 13 1.72 j1.816.977 + j.49 16 1.815 j1.76 1.33 + j.221 19 1.912 j1.751 1.86 + j.379 drain gate Z L Z S 1aaf59 Fig 1. Definition of transistor impedance 7.2 Performance curves 2 1aal832 6 1aal833 G p (db) 16 12 η D (%) 4 8 2 4 3 6 9 P L (W) T h = 25 C; V DS =48V; I Dq = 1 ma; t p = 5 μs; δ =2%. f = 13 MHz f = 19 MHz Fig 2. Power gain as a function of load power; Fig 3. 2 4 6 8 P L (W) T h = 25 C; V DS =48V; I Dq = 1 ma; t p = 5 μs; δ =2%. f = 13 MHz f = 19 MHz Drain efficiency as a function of load power; _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 4 of 13

2 1aal834 8 1aal835 RL in (db) 16 P L (W) 6 12 4 8 4 2 125 135 145 155 165 175 185 195 f (MHz) 6 12 18 P i (W) Fig 4. T h = 25 C; P L = 6 W; V DS =48V; I Dq = 1 ma; t p =5μs; δ =2%. Input return loss as a function of frequency; Fig 5. T h = 25 C; V DS =48V; I Dq = 1 ma; t p = 5 μs; δ =2%. f = 13 MHz f = 19 MHz Load power as a function of input power; 2 1aal836 6 1aal837 G p (db) 16 12 η D (%) 4 8 2 4 2 4 6 8 P L (W) T h = 65 C; V DS =48V; I Dq = 1 ma; t p = 5 μs; δ =2%. f = 13 MHz f = 19 MHz Fig 6. Power gain as a function of load power; Fig 7. 2 4 6 8 P L (W) T h = 65 C; V DS =48V; I Dq = 1 ma; t p = 5 μs; δ =2%. f = 13 MHz f = 19 MHz Drain efficiency as a function of load power; _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 5 of 13

8 1aal838 P L (W) 6 4 2 4 8 12 16 2 P i (W) T h = 65 C; V DS =48V; I Dq = 1 ma; t p = 5 μs; δ =2%. f = 13 MHz f = 19 MHz Fig 8. Load power as a function of input power; 7.3 Curves measured under Mode-S ELM pulse-conditions 21 1aal839 8 1aal84 G p (db) 19 η D (%) 6 17 (3) 4 15 13 2 Fig 9. 11 2 4 6 8 P L (W) f = 13 MHz; I Dq = 1 ma. T h = 4 C T h = +25 C (3) T h = +65 C Power gain as a function of load power; Fig 1. 2 4 6 8 P L (W) f = 13 MHz; I Dq =1mA. T h = 25 C T h = 65 C Drain efficiency as a function of load power; _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 6 of 13

8 P L (W) (3) 1aal841 6 4 2 4 8 12 16 P i (W) f = 13 MHz; I Dq = 1 ma. T h = 4 C T h = +25 C (3) T h = +65 C Fig 11. Load power as a function of input power; 8. Test information Table 9. List of components For test circuit see Figure 12. Component Description Value Remarks C1, C4, C7 multilayer ceramic chip capacitor 82 pf [1] C2 multilayer ceramic chip capacitor 22 μf; 35 V C3, C5, C8 multilayer ceramic chip capacitor 39 pf [2] C6, C9 multilayer ceramic chip capacitor 1 nf [2] C1 multilayer ceramic chip capacitor 2 nf [3] C11 electrolytic capacitor 47 μf; 63 V R1 SMD resistor 56 Ω 63 R2 metal film resistor 51 Ω R3 resistor 11 Ω [1] American Technical Ceramics type 8B or capacitor of same quality. [2] American Technical Ceramics type 1B or capacitor of same quality. [3] American Technical Ceramics type 2B or capacitor of same quality. _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 7 of 13

C3 C8 R3 C2 R1 C4 C5 C6 C9 C1 C11 R2 C1 C7 1aal842 Fig 12. Printed-Circuit Board (PCB): Duroid 66; ε r = 6.15 F/m; thickness =.64 mm; thickness copper plating = 35 μm. See Table 9 for a list of components. Component layout for class-ab production test circuit _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 8 of 13

9. Package outline Flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads SOT539A D A F D 1 U 1 B q C H 1 w 2 M C M c 1 2 H U 2 p E 1 E 5 w 1 M A M B M A L 3 4 e b w 3 M Q 5 1 mm scale DIMENSIONS (millimetre dimensions are derived from the original inch dimensions) UNIT A b c D D 1 e E E 1 F H H 1 L p Q q U 1 U 2 w 1 w 2 w 3 mm inches 4.7 4.2.185.165 OUTLINE VERSION SOT539A 11.81 11.56.18.1.465.7.455.4 31.55 3.94 1.242 1.218 31.52 3.96 13.72 9.5 9.3 9.53 9.27 1.241 1.219.54.374.375.366.365 1.75 1.5.69.59 REFERENCES 17.12 16.1.674.634 IEC JEDEC EIAJ 25.53 25.27 1.5.995 Note 1. millimeter dimensions are derived from the original inch dimensions. 2. recommended screw pitch dimension of 1.52 inch (38.6 mm) based on M3 screw. 3.48 2.97.137.117 3.3 3.5 2.26 2.1.13.89.12.79 35.56 1.4 41.28 41.2 1.625 1.615 1.29 1.3.45.395 EUROPEAN PROJECTION.25.51 ISSUE DATE -3-3 1-2-2.25.1.2.1 Fig 13. Package outline SOT539A _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 9 of 13

1. Abbreviations Table 1. Acronym IFF LDMOS LDMOST RF SMD TCAS VSWR Abbreviations Description Identification Friend or Foe Laterally Diffused Metal-Oxide Semiconductor Laterally Diffused Metal-Oxide Semiconductor Transistor Radio Frequency Surface Mounted Device Traffic Collision Avoidance System Voltage Standing-Wave Ratio 11. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes _1 21422 Product data sheet - - _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 1 of 13

12. Legal information 12.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 12.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 12.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer s third party customer(s) (hereinafter both referred to as Application ). It is customer s sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 6134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 11 of 13

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 12.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 13. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com _1 All information provided in this document is subject to legal disclaimers. NXP B.V. 21. All rights reserved. Product data sheet Rev. 1 22 April 21 12 of 13

14. Contents 1 Product profile.......................... 1 1.1 General description..................... 1 1.2 Features and benefits.................... 1 1.3 Applications........................... 2 2 Pinning information...................... 2 3 Ordering information..................... 2 4 Limiting values.......................... 2 5 Thermal characteristics.................. 2 6 Characteristics.......................... 3 6.1 Ruggedness in class-ab operation......... 3 7 Application information................... 4 7.1 Impedance information................... 4 7.2 Performance curves..................... 4 7.3 Curves measured under Mode-S ELM pulse-conditions........................ 6 8 Test information......................... 7 9 Package outline......................... 9 1 Abbreviations.......................... 1 11 Revision history........................ 1 12 Legal information....................... 11 12.1 Data sheet status...................... 11 12.2 Definitions............................ 11 12.3 Disclaimers........................... 11 12.4 Trademarks........................... 12 13 Contact information..................... 12 14 Contents.............................. 13 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 21. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 22 April 21 Document identifier: _1