74AHC1G14; 74AHCT1G14

Similar documents
XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

2-input EXCLUSIVE-OR gate

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

The 74LV08 provides a quad 2-input AND function.

The 74LVC1G02 provides the single 2-input NOR function.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74AHC2G126; 74AHCT2G126

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LV32 provides a quad 2-input OR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

The 74LVC1G11 provides a single 3-input AND gate.

74HC1G125; 74HCT1G125

74HC1G02-Q100; 74HCT1G02-Q100

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74LV General description. 2. Features. 8-bit addressable latch

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Dual 2-to-4 line decoder/demultiplexer

Octal bus transceiver; 3-state

Triple inverting Schmitt trigger

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74AHC1G126; 74AHCT1G126

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74AHC1G125; 74AHCT1G125

Hex inverting Schmitt trigger with 5 V tolerant input

74HC2G08-Q100; 74HCT2G08-Q100

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74LVU General description. 2. Features. 3. Applications. Hex inverter

The 74HC21 provide the 4-input AND function.

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

Dual buffer/line driver; 3-state

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC30-Q100; 74HCT30-Q100

5-stage Johnson decade counter

74HC1G125; 74HCT1G125

Single Schmitt trigger buffer

74LVC14A-Q100. Hex inverting Schmitt trigger with 5 V tolerant input

74HC132-Q100; 74HCT132-Q100

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Dual JK flip-flop with reset; negative-edge trigger

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC154; 74HCT to-16 line decoder/demultiplexer

The 74LV08 provides a quad 2-input AND function.

Dual buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC03-Q100; 74HCT03-Q100

74HC151-Q100; 74HCT151-Q100

74AHC14-Q100; 74AHCT14-Q100

74LVC1G17-Q100. Single Schmitt trigger buffer

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

BCD to 7-segment latch/decoder/driver

Low-power dual Schmitt trigger inverter

Low-power 2-input NAND Schmitt trigger

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

The 74LVC10A provides three 3-input NAND functions.

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74AHC30-Q100; 74AHCT30-Q100

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC153-Q100; 74HCT153-Q100

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC08-Q100; 74HCT08-Q100

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

Low-power configurable multiple function gate

Octal D-type transparent latch; 3-state

74HC594; 74HCT bit shift register with output register

Triple inverting Schmitt trigger with 5 V tolerant input

Low-power buffer with voltage-level translator

The 74LVC1G11 provides a single 3-input AND gate.

74HC280; 74HCT bit odd/even parity generator/checker

Hex inverter with open-drain outputs

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC32-Q100; 74HCT32-Q100

Transcription:

Rev. 6 18 May 29 Product data sheet 1. General description 2. Features 3. pplications 74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an inverting buffer function with Schmitt trigger action. These devices are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The HC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V. The HCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V. Symmetrical output impedance High noise immunity ESD protection: HBM JESD22-114E: exceeds 2 V MM JESD22-115-: exceeds 2 V CDM JESD22-C11C: exceeds 1 V Low power dissipation Balanced propagation delays SOT353-1 and SOT753 package options Specified from 4 C to +125 C Wave and pulse shapers stable multivibrators Monostable multivibrators 4. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC1G14GW 4 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1 74HCT1G14GW 74HC1G14GV 4 C to +125 C SC-74 body width 1.25 mm plastic surface-mounted package; 5 leads SOT753 74HCT1G14GV

5. Marking Table 2. Marking codes Type number 74HC1G14GW 74HCT1G14GW 74HC1G14GV 74HCT1G14GV Marking code F CF 14 C14 6. Functional diagram Y 2 4 2 4 Y mna23 mna24 mna25 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram 7. Pinning information 7.1 Pinning 74HC1G14 74HCT1G14 n.c. 1 5 V CC 2 GND 3 4 Y 1aaf87 Fig 4. Pin configuration 7.2 Pin description Table 3. Pin description Symbol Pin Description n.c. 1 not connected 2 data input GND 3 ground ( V) Y 4 data output V CC 5 supply voltage Product data sheet Rev. 6 18 May 29 2 of 15

8. Functional description Table 4. Function table H = HIGH voltage level; L = LOW voltage level Input L H Output Y H L 9. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V CC supply voltage.5 +7. V V I input voltage.5 +7. V I IK input clamping current V I <.5 V 2 - m I OK output clamping current V O <.5 V or V O >V CC +.5 V [1] - ±2 m I O output current.5 V < V O <V CC +.5 V - ±25 m I CC supply current - 75 m I GND ground current 75 - m T stg storage temperature 65 +15 C P tot total power dissipation T amb = 4 C to +125 C [2] - 25 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For both TSSOP5 and SC-74 packages: above 87.5 C the value of P tot derates linearly with 4. mw/k. 1. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = V). Symbol Parameter Conditions 74HC1G14 74HCT1G14 Unit Min Typ Max Min Typ Max V CC supply voltage 2. 5. 5.5 4.5 5. 5.5 V V I input voltage - 5.5-5.5 V V O output voltage - V CC - V CC V T amb ambient temperature 4 +25 +125 4 +25 +125 C Product data sheet Rev. 6 18 May 29 3 of 15

11. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = V). Symbol Parameter Conditions 25 C 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max Min Max For type 74HC1G14 V OH HIGH-level V I = V T+ or V T output voltage I O = 5 µ; V CC = 2. V 1.9 2. - 1.9-1.9 - V I O = 5 µ; V CC = 3. V 2.9 3. - 2.9-2.9 - V I O = 5 µ; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = 4. m; V CC = 3. V 2.58 - - 2.48-2.4 - V I O = 8. m; V CC = 4.5 V 3.94 - - 3.8-3.7 - V V OL LOW-level V I = V T+ or V T output voltage I O = 5 µ; V CC = 2. V -.1 -.1 -.1 V I O = 5 µ; V CC = 3. V -.1 -.1 -.1 V I O = 5 µ; V CC = 4.5 V -.1 -.1 -.1 V I O = 4. m; V CC = 3. V - -.36 -.44 -.55 V I O = 8. m; V CC = 4.5 V - -.36 -.44 -.55 V I I input leakage current V I = 5.5 V or GND; V CC = V to 5.5 V - -.1-1. - 2. µ I CC supply current V I =V CC or GND; I O = ; - - 1. - 1-4 µ V CC = 5.5 V C I input capacitance - 1.5 1-1 - 1 pf For type 74HCT1G14 V OH HIGH-level V I = V T+ or V T ; V CC = 4.5 V output voltage I O = 5 µ 4.4 4.5-4.4-4.4 - V I O = 8. m 3.94 - - 3.8-3.7 - V V OL LOW-level V I = V T+ or V T ; V CC = 4.5 V output voltage I O = 5 µ -.1 -.1 -.1 V I O = 8. m - -.36 -.44 -.55 V I I input leakage current V I = 5.5 V or GND; V CC = V to 5.5 V I CC supply current V I =V CC or GND; I O = ; V CC = 5.5 V I CC C I additional supply current input capacitance per input pin; V I = 3.4 V; other inputs at V CC or GND; I O = ; V CC = 5.5 V - -.1-1. - 2. µ - - 1. - 1-4 µ - - 1.35-1.5-1.5 m - 1.5 1-1 - 1 pf Product data sheet Rev. 6 18 May 29 4 of 15

11.1 Transfer characteristics Table 8. Transfer characteristics t recommended operating conditions; voltages are referenced to GND (ground = V). See Figure 7 and Figure 8. Symbol Parameter Conditions 25 C 4 C to +85 C 4 C to +125 C Unit For type 74HC1G14 V T+ positive-going threshold voltage V T V H negative-going threshold voltage hysteresis voltage For type 74HCT1G14 V T+ positive-going threshold voltage V T V H negative-going threshold voltage hysteresis voltage Min Typ Max Min Max Min Max V CC = 3. V - - 2.2-2.2-2.2 V V CC = 4.5 V - - 3.15-3.15-3.15 V V CC = 5.5 V - - 3.85-3.85-3.85 V V CC = 3. V.9 - -.9 -.9 - V V CC = 4.5 V 1.35 - - 1.35-1.35 - V V CC = 5.5 V 1.65 - - 1.65-1.65 - V V CC = 3. V.3-1.2.3 1.2.25 1.2 V V CC = 4.5 V.4-1.4.4 1.4.35 1.4 V V CC = 5.5 V.5-1.6.5 1.6.45 1.6 V V CC = 4.5 V - - 2. - 2. - 2. V V CC = 5.5 V - - 2. - 2. - 2. V V CC = 4.5 V.5 - -.5 -.5 - V V CC = 5.5 V.6 - -.6 -.6 - V V CC = 4.5 V.4-1.4.4 1.4.35 1.4 V V CC = 5.5 V.4-1.6.4 1.6.35 1.6 V Product data sheet Rev. 6 18 May 29 5 of 15

12. Dynamic characteristics Table 9. Dynamic characteristics GND = V; t r = t f 3. ns. For waveform see Figure 5. For test circuit see Figure 6. Symbol Parameter Conditions 25 C 4 C to +85 C 4 C to +125 C Unit For type 74HC1G14 t pd propagation to Y; [1] delay V CC = 3. V to 3.6 V [2] C PD power dissipation capacitance For type 74HCT1G14 t pd C PD propagation delay power dissipation capacitance [1] t pd is the same as t PLH and t PHL. [2] Typical values are measured at V CC = 3.3 V. [3] Typical values are measured at V CC = 5. V. [4] C PD is used to determine the dynamic power dissipation P D (µw). P D =C PD V 2 CC f i + (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts. Min Typ Max Min Max Min Max C L = 15 pf - 4.2 12.8 1. 15. 1. 16.5 ns C L = 5 pf - 6. 16.3 1. 18.5 1. 2.5 ns V CC = 4.5 V to 5.5 V [3] C L = 15 pf - 3.2 8.6 1. 1. 1. 11. ns C L = 5 pf - 4.6 1.6 1. 12. 1. 13.5 ns per buffer; [4] - 12 - - - - - pf C L =5pF;f=1 MHz; V I = GND to V CC [1] to Y; V CC = 4.5 V to 5.5 V [3] C L = 15 pf - 4.1 7. 1. 8. 1. 9. ns C L = 5 pf - 5.9 8.5 1. 1. 1. 11. ns per buffer; V I = GND to V CC [4] - 13 - - - - - pf Product data sheet Rev. 6 18 May 29 6 of 15

13. Waveforms input V M V CC t PHL t PLH PULSE GENERTOR V I DUT V O Y output V M RT CL mna33 mna11 The test data is given in Table 1 Test data is given in Table 9. Definitions for test circuit: C L = Load capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Fig 5. The input () to output (Y) propagation delays Fig 6. Load circuitry for switching times Table 1. Test data Type number Input Output V I V M V M 74HC1G14 GND to V CC.5 V CC.5 V CC 74HCT1G14 GND to 3. V 1.5 V.5 V CC 13.1 Transfer characteristic waveforms V O V I V T+ V T VH V H V I V O V T V T+ mna26 mna27 Fig 7. Transfer characteristic Fig 8. The definitions of V T+, V T and V H Product data sheet Rev. 6 18 May 29 7 of 15

1.5 I CC (m) mna41 5 I CC (m) 4 mna42 1 3 2.5 1 1 2 3 V I (V) 1 2 3 4 V 5 I (V) Fig 9. Typical 74HC1G14 transfer characteristics; V CC = 3. V Fig 1. Typical 74HC1G14 transfer characteristics; V CC = 4.5 V 8 mna43 I CC (m) 6 4 2 2 4 V 6 I (V) Fig 11. Typical 74HC1G14 transfer characteristics; V CC = 5.5 V Product data sheet Rev. 6 18 May 29 8 of 15

5 I CC (m) 4 mna44 8 I CC (m) 6 mna45 3 4 2 1 2 1 2 3 4 V 5 I (V) 2 4 V 6 I (V) Fig 12. Typical 74HCT1G14 transfer characteristics; V CC = 4.5 V Fig 13. Typical 74HCT1G14 transfer characteristics; V CC = 5.5 V 14. pplication information The slow input rise and fall times cause additional power dissipation, which can be calculated using the following formula: P add =f i (t r I CC(V) +t f I CC(V) ) V CC where: P add = additional power dissipation (µw); f i = input frequency (MHz); t r = input rise time (ns); 1 % to 9 %; t f = input fall time (ns); 9 % to 1 %; I CC(V) = average additional supply current (µ). verage additional I CC differs with positive or negative input transitions, as shown in Figure 14 and Figure 15. For 74HC1G14 and 74HCT1G14 used in relaxation oscillator circuit, see Figure 16. Note to the application information: 1. ll values given are typical unless otherwise specified. Product data sheet Rev. 6 18 May 29 9 of 15

2 mna36 2 mna58 I CC(V) (µ) I CC(V) (µ) 15 positive-going edge 15 positive-going edge 1 1 5 5 negative-going edge negative-going edge 2. 4. 6. V CC (V) 2 4 V 6 CC (V) Fig 14. verage additional I CC for 74HC1G14 Schmitt trigger devices; linear change of V I between.1v CC to.9v CC Fig 15. verage additional I CC for 74HCT1G14 Schmitt trigger devices; linear change of V I between.1v CC to.9v CC R C mna35 For 74HC1G14: f 1 1 = -- T.55 ------------------------ RC For 74HCT1G14: 1 1 f = -- T.6 ------------------------ RC Fig 16. Relaxation oscillator using the 74HC1G14 and 74HCT1G14 Product data sheet Rev. 6 18 May 29 1 of 15

15. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1.1 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1..8.15.3.15.25.8 2.25 1.85 1.35 1.15.65 1.3 2.25 2..425.46.21.3.1.1.6.15 7 Note 1. Plastic or metal protrusions of.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-23 SC-88 EUROPEN PROJECTION ISSUE DTE -9-1 3-2-19 Fig 17. Package outline SOT353-1 (TSSOP5) Product data sheet Rev. 6 18 May 29 11 of 15

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 Lp e bp w M B detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1.9.1.13.4.25.26.1 3.1 2.7 1.7 1.3.95 3. 2.5.6.2.33.23.2.2.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 2-4-16 6-3-16 Fig 18. Package outline SOT753 (SC-74) Product data sheet Rev. 6 18 May 29 12 of 15

16. bbreviations Table 11. cronym CDM CMOS DUT ESD HBM MM TTL bbreviations Description Charged Device Model Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 17. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes 29518 Product data sheet - 74HC_HCT1G14_5 Modifications: Table 7: the conditions for HIGH-level output voltage and LOW-level output voltage have been changed. 74HC_HCT1G14_5 27629 Product data sheet - 74HC_HCT1G14_4 74HC_HCT1G14_4 22528 Product specification - 74HC_HCT1G14_3 74HC_HCT1G14_3 22218 Product specification - 74HC_HCT1G14_2 74HC_HCT1G14_2 21222 Product specification - 74HC_HCT1G14_1 74HC_HCT1G14_1 199985 Product specification - - Product data sheet Rev. 6 18 May 29 13 of 15

18. Legal information 18.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 18.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 18.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 6134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 18.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 19. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Product data sheet Rev. 6 18 May 29 14 of 15

2. Contents 1 General description...................... 1 2 Features............................... 1 3 pplications............................ 1 4 Ordering information..................... 1 5 Marking................................ 2 6 Functional diagram...................... 2 7 Pinning information...................... 2 7.1 Pinning............................... 2 7.2 Pin description......................... 2 8 Functional description................... 3 9 Limiting values.......................... 3 1 Recommended operating conditions........ 3 11 Static characteristics..................... 4 11.1 Transfer characteristics................... 5 12 Dynamic characteristics.................. 6 13 Waveforms............................. 7 13.1 Transfer characteristic waveforms........... 7 14 pplication information................... 9 15 Package outline........................ 11 16 bbreviations.......................... 13 17 Revision history........................ 13 18 Legal information....................... 14 18.1 Data sheet status...................... 14 18.2 Definitions............................ 14 18.3 Disclaimers........................... 14 18.4 Trademarks........................... 14 19 Contact information..................... 14 2 Contents.............................. 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 18 May 29 Document identifier: