BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

Similar documents
PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PSMN002-25P; PSMN002-25B

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

PHM21NQ15T. TrenchMOS standard level FET

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TrenchMOS ultra low level FET

PHP7NQ60E; PHX7NQ60E

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

BUK71/ AIE. TrenchPLUS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK B. N-channel TrenchMOS standard level FET

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK A. N-channel TrenchMOS standard level FET

BUK B. N-channel TrenchMOS logic level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS logic level FET

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS logic level FET

FEATURES SYMBOL QUICK REFERENCE DATA

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PHB108NQ03LT. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS transistor

P-channel enhancement mode MOS transistor

N-channel TrenchMOS logic level FET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

BF545A; BF545B; BF545C

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

FEATURES SYMBOL QUICK REFERENCE DATA

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

PHT4NQ10LT. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - SOT404 PIN CONFIGURATION SYMBOL

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

60 V, 0.3 A N-channel Trench MOSFET

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PSMN K. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

BUK A. N-channel TrenchMOS logic level FET

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

BUK A. N-channel TrenchMOS logic level FET

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

Transcription:

M3D3 Rev. 1 29 January 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using Philips General-Purpose Automotive TrenchMOS technology. 1.2 Features Very low on-state resistance 175 C rated Q11 compliant Standard level compatible 1.3 Applications Automotive systems Motors, lamps and solenoids 12 V loads General purpose power switching 2. Pinning information 1.4 Quick reference data V DS 4 V R DSon = 1.3 mω (typ) I D 78 A P tot 15 W. Table 1: Pinning - SOT428 (D-PAK), simplified outline and symbol Pin Description Simplified outline Symbol 1 gate (g) 2 drain (d) 3 source (s) mb drain (d) mb 2 1 3 Top view MBK91 SOT428 (D-PAK) g MBB76 d s

3. Ordering information Table 2: Ordering information Type number Package Name Description Version D-PAK Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped) SOT428 4. Limiting values Table 3: Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage (DC) - 4 V V DGR drain-gate voltage (DC) R GS =2kΩ - 4 V V GS gate-source voltage (DC) - ±2 V I D drain current (DC) T mb =25 C; V GS =1V; [1] - 78 A Figure 2 and 3 [2] - 55 A T mb = 1 C; V GS =1V;Figure 2 [1] - 55 A I DM peak drain current T mb =25 C; pulsed; t p 1 µs; - 312 A Figure 3 P tot total power dissipation T mb =25 C; Figure 1-15 W T stg storage temperature 55 +175 C T j junction temperature 55 +175 C Source-drain diode I DR reverse drain current (DC) T mb =25 C [1] - 78 A [2] - 55 A I DRM peak reverse drain current T mb =25 C; pulsed; t p 1 µs - 312 A Avalanche ruggedness E DS(AL)S non-repetitive avalanche energy unclamped inductive load; I D =75A; V DS 4 V; V GS = 1 V; R GS =5Ω; starting T mb =25 C - 244 mj Electrostatic discharge V esd electrostatic discharge voltage, all pins [1] Current is limited by power dissipation chip rating [2] Continuous current is limited by package human body model; C = 1 pf; R = 1.5 kω - 1.6 kv Product data Rev. 1 29 January 24 2 of 14

12 3na19 1 3np38 P der (%) 8 I D (A) 75 5 4 Capped at 55A due to package 25 5 1 15 2 T mb ( C) 5 1 15 2 T j ( C) Fig 1. P der P tot = ---------------------- 1% P tot ( 25 C ) Normalized total power dissipation as a function of mounting base temperature. Fig 2. V GS 1 V Continuous drain current as a function of mounting base temperature. 1 3 3np4 ID (A) limit RDSon = VDS/ID 1 2 t p = 1 µs 1 µs Capped at 55 A due to bondwires DC 1 ms 1 1 ms 1 ms 1 1 1 1 2 V DS (V) Fig 3. T mb =25 C; I DM single pulse. Safe operating area; continuous and peak drain currents as a function of drain-source voltage. Product data Rev. 1 29 January 24 3 of 14

5. Thermal characteristics Table 4: Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-mb) thermal resistance from junction to Figure 4 - - 1 K/W mounting base R th(j-a) thermal resistance from junction to ambient vertical in still air; SOT428 package - 71.4 - K/W 5.1 Transient thermal impedance 1 3nk31 Z th(j-mb) (K/W) δ =.5.2 1-1.1.5.2 1-2 single shot P t p δ = T 1-3 1-6 1-5 1-4 1-3 1-2 1-1 t p (s) 1 t p T t Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration. Product data Rev. 1 29 January 24 4 of 14

6. Characteristics Table 5: Characteristics T j =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown I D =.25 ma; V GS =V voltage T j =25 C 4 - - V T j = 55 C 36 - - V V GS(th) gate-source threshold voltage I D = 1 ma; V DS =V GS ; Figure 9 T j =25 C 2 3 4 V T j = 175 C 1 - - V T j = 55 C - - 4.4 V I DSS drain-source leakage current V DS = 4 V; V GS =V T j =25 C -.5 1 µa T j = 175 C - - 5 µa I GSS gate-source leakage current V GS = ±2 V; V DS = V - 2 1 na R DSon drain-source on-state resistance V GS =1V; I D =25A; Figure 7 and 8 T j =25 C - 1.3 13 mω T j = 175 C - - 24.7 mω Dynamic characteristics Q g(tot) total gate charge V GS =1V; V DD =32V; - 47 - nc Q gs gate-to-source charge I D =25A;Figure 14-1 - nc Q gd gate-to-drain (Miller) charge - 2 - nc C iss input capacitance V GS =V; V DS =25V; - 1684 2245 pf C oss output capacitance f = 1 MHz; Figure 12-59 78 pf C rss reverse transfer capacitance - 389 532 pf t d(on) turn-on delay time V DD = 3 V; R L = 1.2 Ω; - 16 - ns t r rise time V GS =1V; R G =1Ω - 124 - ns t d(off) turn-off delay time - 57 - ns t f fall time - 68 - ns L d internal drain inductance measured from drain to centre - 2.5 - nh of die L s internal source inductance measured from source lead to source bond pad - 7.5 - nh Product data Rev. 1 29 January 24 5 of 14

Table 5: Characteristics continued T j =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Source-drain diode V SD source-drain (diode forward) I S = 25 A; V GS = V; -.85 1.2 V voltage t rr reverse recovery time I S = 2 A; di S /dt = 1 A/µs - 5 - ns Q r recovered charge V GS = 1 V; V DS =2V - 25 - nc Product data Rev. 1 29 January 24 6 of 14

3nk27 3 2 14 label is V GS (V) I 18 D(A) 16 12 18 R DSon (mω) 16 3nk26 2 1 1 9.5 9 8.5 8 7.5 7 6.5 6 5.5 5 4.5 2 4 6 8 1 V DS (V) 14 12 1 8 5 1 15 2 V GS (V) Fig 5. T j =25 C; t p = 3 µs T j =25 C; I D =25A Output characteristics: drain current as a function of drain-source voltage; typical values. Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values. 26 R DSon (mω) 6 7 8 9 1 3nk28 label is V GS (V) a 2 1.5 3aa27 2 2 1 14.5 8 1 2 3 I D (A) -6 6 12 18 Tj ( C) T j =25 C R a = DSon ---------------------------- R DSon ( 25 C ) Fig 7. Drain-source on-state resistance as a function of drain current; typical values. Fig 8. Normalized drain source on-state resistance factor as a function of junction temperature. Product data Rev. 1 29 January 24 7 of 14

5 V GS(th) (V) 4 max 3aa32 1-1 I D (A) 1-2 3aa35 3 typ 1-3 min typ max 2 min 1-4 1 1-5 -6 6 12 18 T j ( C) 1-6 2 4 6 V GS (V) Fig 9. I D = 1 ma; V DS =V GS Gate-source threshold voltage as a function of junction temperature. T j =25 C; V DS =V GS Fig 1. Sub-threshold drain current as a function of gate-source voltage. 3 3nk24 4 3nk29 g fs (S) C (pf) 25 3 C iss 2 2 C oss 15 1 C rss 1 2 4 6 I D (A) 1-1 1 1 1 2 V DS (V) T j =25 C; V DS =25V Fig 11. Forward transconductance as a function of drain current; typical values. V GS = V; f = 1 MHz Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values. Product data Rev. 1 29 January 24 8 of 14

1 3nk25 1 3np37 I D(A) V GS (V) 75 8 V DD = 14 V 6 V DD = 32 V 5 4 25 2 T j = 175 C T j = 25 C 2 4 6 8 V GS (V) 1 2 3 4 5 Q G (nc) V DS =25V T j =25 C; I D =25A Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values. Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values. 1 3nk22 I S(A) 75 5 25 T j = 175 C T j = 25 C..5 1. 1.5 V SD (V) V GS =V Fig 15. Reverse diode current as a function of reverse diode voltage; typical values. Product data Rev. 1 29 January 24 9 of 14

7. Package outline Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped) SOT428 seating plane y E A A 2 A b 2 A 1 E 1 mounting base D 1 D H E L 2 2 1 3 L L 1 b 1 b w M A c e e 1 DIMENSIONS (mm are the original dimensions) UNIT A mm 2.38 2.22 Note 1. Measured from heatsink back to lead. OUTLINE VERSION A 1 (1).65.45 REFERENCES 1 2 mm scale D A 2 b b 1 b 2 c D 1 L E E 1 e e H 1 E w min. 1 L L min. 2.93.73.89.71 1.1.9 5.46 5.26.4.2 6.22 5.98 IEC JEDEC JEITA SOT428 TO-252 SC-63 4. 6.73 6.47 4.81 4.45 2.285 4.57 1.4 9.6 2.95 2.55.5.9.5 EUROPEAN PROJECTION y max..2.2 ISSUE DATE 99-9-13 1-12-11 Fig 16. SOT428 (D-PAK). Product data Rev. 1 29 January 24 1 of 14

8. Soldering 7. 6.15 5.9 5.8 1.8 1. 4.6 A 5.65 4.725 1.15 6.5 6. 3.6 E B 6.125 C 2.3.3 solder lands solder resist occupied area D 4.57 F 1.3 1.4 1.65 MSD6 solder paste Dimensions in mm. Fig 17. Reflow soldering footprint for SOT428. Product data Rev. 1 29 January 24 11 of 14

9. Revision history Table 6: Revision history Rev Date CPCN Description 1 24129 - Product data; initial version (9397 75 12486) Product data Rev. 1 29 January 24 12 of 14

1. Data sheet status Level Data sheet status [1] Product status [2][3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 11. Definitions Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 6134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 12. Disclaimers customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 13. Trademarks TrenchMOS is a trademark of Koninklijke Philips Electronics N.V. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors Contact information For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com. Fax: +31 4 27 24825 9397 75 12486 Koninklijke Philips Electronics N.V. 24. All rights reserved. Product data Rev. 1 29 January 24 13 of 14

Contents 1 Product profile.......................... 1 1.1 Description............................ 1 1.2 Features.............................. 1 1.3 Applications........................... 1 1.4 Quick reference data..................... 1 2 Pinning information...................... 1 3 Ordering information..................... 2 4 Limiting values.......................... 2 5 Thermal characteristics................... 4 5.1 Transient thermal impedance.............. 4 6 Characteristics.......................... 5 7 Package outline........................ 1 8 Soldering............................. 11 9 Revision history........................ 12 1 Data sheet status....................... 13 11 Definitions............................ 13 12 Disclaimers............................ 13 13 Trademarks............................ 13 Koninklijke Philips Electronics N.V. 24. Printed in The Netherlands All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 29 January 24 Document order number: 9397 75 12486