Supporting Information

Similar documents
2D-2D tunneling field effect transistors using

Fermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides

Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

Contact Engineering of Two-Dimensional Layered Semiconductors beyond Graphene

Supporting information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Supporting Information Available:

MOSFET: Introduction

P-Type Polar Transition of Chemically Doped Multilayer MoS 2 Transistor

ECE 342 Electronic Circuits. 3. MOS Transistors

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

6.012 Electronic Devices and Circuits

ECE 546 Lecture 10 MOS Transistors

ECE 497 JS Lecture - 12 Device Technologies

Semiconductor Physics Problems 2015

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

EECS130 Integrated Circuit Devices

MOS Transistor Properties Review

ECE 340 Lecture 39 : MOS Capacitor II

Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Surfaces, Interfaces, and Layered Devices

MOS Capacitors ECE 2204

Two-Dimensional Thickness-Dependent Avalanche Breakdown Phenomena in MoS 2 Field Effect Transistors under High Electric Fields

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

ECE-305: Fall 2017 MOS Capacitors and Transistors

Field-Effect (FET) transistors

Section 12: Intro to Devices

MOS Transistor Theory

Multicolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Electronics with 2D Crystals: Scaling extender, or harbinger of new functions?

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

M R S Internet Journal of Nitride Semiconductor Research

Black phosphorus: A new bandgap tuning knob

Lecture 12: MOS Capacitors, transistors. Context

crystals were phase-pure as determined by x-ray diffraction. Atomically thin MoS 2 flakes were

MOS CAPACITOR AND MOSFET

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Choice of V t and Gate Doping Type

Supporting Information

Electrical Contacts to Carbon Nanotubes Down to 1nm in Diameter

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

A. Optimizing the growth conditions of large-scale graphene films

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

MOS Transistor Theory

Lecture 04 Review of MOSFET

Digital Electronics Part II - Circuits

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Semiconductor Physics fall 2012 problems

2D MBE Activities in Sheffield. I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Surfaces, Interfaces, and Layered Devices

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Chapter 4 Field-Effect Transistors

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Supporting Online Material for

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Transistors - a primer

Lecture 6: 2D FET Electrostatics

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

2D Materials for Gas Sensing

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Supplementary Figure 2 Photoluminescence in 1L- (black line) and 7L-MoS 2 (red line) of the Figure 1B with illuminated wavelength of 543 nm.

nmos IC Design Report Module: EEE 112

Long Channel MOS Transistors

Understanding the effect of n-type and p-type doping in the channel of graphene nanoribbon transistor

Carbon Nanotube Electronics

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610

Classification of Solids

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

Chapter 5 MOSFET Theory for Submicron Technology

NiCl2 Solution concentration. Etching Duration. Aspect ratio. Experiment Atmosphere Temperature. Length(µm) Width (nm) Ar:H2=9:1, 150Pa

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Practice 3: Semiconductors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Supplementary Figure 1. Supplementary Figure 1 Characterization of another locally gated PN junction based on boron

Integrated Circuits & Systems

Extensive reading materials on reserve, including

Lecture 12 CMOS Delay & Transient Response

The Devices: MOS Transistors

Transcription:

Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University of Singapore 4 Engineering Drive 3, 117583, Singapore E-mail: eleakw@nus.edu.sg Centre for Advanced 2D Materials National University of Singapore 6 Science Drive 2, 117546, Singapore KEYWORDS: flexible, black phosphorus, monolithic integrated, complementary, inverter. Figure and Table S1. The comparison of the 2DLMs based inverters. S2. AFM spectra of the n-bp transistor on SiO 2 /Si to obtain the thickness information. S3. AFM spectra of the channel of the transistor using Ni and Ti as the contacts. S4. The output characteristics of the undoped FETs using both Ti and Ni electrodes on rigid SiO 2 /Si. S5. Simulation of the contact resistance for Ti and Ni electrodes of undoped BP. S6. Transconductance of the flexible p- and n-transistors. S7. Switching current as a function of the input voltage V IN of the flexible inverter. S8. Electrical characterization of the complementary inverter on rigid SiO 2 /Si. 1

S1. The comparison of the 2DLMs based inverters. Table S1. The comparison of the 2DLMs based inverters. Structural Description Substrate Operating Mode References MoS 2 SiO 2 /Si depletion-load type Nano Lett. 212, 12, 4674 p-channel: Bi 2 Sr 2 Co 2 O 8 n-channel: MoS 2 SiO 2 /Si complementary Nat. Mater. 213, 12, 246 MoS 2 Quartz depletion-load polyimide type Nat. Commun. 214, 5, 5143 Electrostatic gated BP SiO 2 /Si complementary ACS Nano 214, 8, 1173 Electrostatic gated Appl. Phys. Lett. 214, 15, SiO WSe 2 /Si complementary 2 83511 Ambipolar MoTe 2 SiO 2 /Si Adv. Mater. 214, 26, 3263 p-channel: BP n-channel: MoS 2 SiO 2 /Si complementary ACS Nano 214, 8, 433 p-channel: WSe 2 n-channel: WSe 2 : K SiO 2 /Si complementary ACS Nano 214, 8, 4948 p-channel: WSe 2 SiO 2 /Si ACS Appl. Mat. Interfaces 215, complementary n-channel: MoS 2 glass 7, 22333 Dual-gated BP glass depletion-load Nano Lett. 215, 15, 5778 p-channel: MoTe 2 n-channel: MoS 2 glass complementary ACS Nano 215, 1, 1118 p-channel: WSe 2 doped with F 4 TCNQ - PMMA n-channel: WSe 2 SiO 2 complementary Nano Lett. 215, 15, 4928 p-channel: WSe 2 n-channel: MoS 2 n-channel: BP:Cu p-channel: BP p-channel: MoS 2 : AuCl 3 n-channel: MoS 2 Ambipolar WSe 2 p-channel: WSe 2 n-channel: MoS 2 p-channel: BP n-channel: MoS 2 p-channel: BP n-channel: BP: Al SiO 2 /Si complementary Adv. Mater. 216, 28, 3742 SiO 2 /Si complementary Nano Lett. 216, 16, 2145 SiO 2 /Si complementary Adv. Mater. 216, 28, 2345 SiO 2 /Si polyimide polyimide SiO 2 /Si Quazicomplementary Quazicomplementary complementary Adv. Mater. 216, 28, 4111 complementary 2D Mater. 216, 3, 116 polyimide complementary This Work 2

2DLMs based inverters operate either in complementary conductivity type or in the depletionload type. A comparison of the 2DLMs inverter in the literatures is summarized in Table S1. A complementary inverter circuit consists of one p- and one n-type transistor is superior over depletion-load type with respect to power dissipation and voltage gain. We can see that most of the previous efforts to fabricate the complementary inverter circuits typically focus on hybrid combining two discrete 2DLMs semiconductor with different conducting types together due to the lack of reliable dopants doping technique. Such heterogeneous complementary inverter is readily formed via dry transfer process or external wiring. These conceptual circuits can be used to analyze the physical performance of the emerging material and verify the predictive technology, but it will be rather complicated and expensive to handle two kinds of materials for the industrial large scale high-density device integration. Complementary-like inverters based on TMDCs 1, 2 have been reported using the same kind of material as both n- and p- channel depending upon chemical doping in the channel, but the polarity transition is unstable and the devices cannot be exposed to air ambient. The alternative technique of homogeneous complementary inverter employs additional gate biases to adjust channel polarities and threshold voltages, which makes the device structure and the fabrication process complicated. Furthermore, it is observed that these inverters are mainly fabricated on rigid substrates, such as SiO 2 /Si and glass. The only one previous flexible homogeneous complementary inverter was demonstrated using WSe 2 on flexible polyimide substrates. 3 However, complementary inverter based on elemental 2D materials such as black phosphorus has not been demonstrated on flexible substrate before. Furthermore, the two WSe 2 transistors used to assemble the inverter are two discrete transistors exhibiting similar ambipolar transfer characteristics (as shown in Figure below), and the inverter was named to be quasi-cmos inverter, or in other word, their device 3

structure is unable to result in a real complementary inverter. Therefore, we can conclude that the flexible homogeneous complementary inverter based on 2DLMS is still elusive, and our studies clearly take the functionality and complexity of the van der Waals layered materials to the next level. REFERENCES: (1) Tosun, M.; Chuang, S.; Fang, H.; Sachid, A. B.; Hettick, M.; Lin, Y.; Zeng, Y.; Javey, A., High-Gain Inverters Based on WSe 2 Complementary Field-effect Transistors. ACS Nano 214, 8, 4948-4953. (2) Liu, X.; Qu, D.; Ryu, J.; Ahmed, F.; Yang, Z.; Lee, D.; Yoo, W. J., P-type Polar Transition of Chemically Doped Multilayer MoS 2 Transistor. Adv. Mater. 216, 28, 2345-2351. (3) Pu, J.; Funahashi, K.; Chen, C. H.; Li, M. Y.; Li, L. J.; Takenobu, T., Highly Flexible and High-Performance Complementary Inverters of Large-Area Transition Metal Dichalcogenide Monolayers. Adv. Mater. 216, 28, 4111-4119. 4

S2. AFM spectra of the n-bp transistor on SiO 2 /Si to obtain the thickness information. a Height (nm) c Height (nm) -2-4 -6-8 5 1 15 2 25 3 2-2 -4.6 nm Al ~ 6 nm Distance (nm) nm Al 5 1 15 2 25 Distance (nm) 5.6 nm b Height (nm) d Height (nm) 3 2.3 nm Al 1-1 -2 ~ 6.1 nm -3-4 -5 1 2 3 4 Distance (nm) 14 12.9 nm Al 1 8 6 ~ 9.7 nm 4 2 5 1 15 2 25 3 Distance (nm) Figure S1. Topological line profile of the BP channel doped by (a), (b).3, (c).6, and (d).9 nm Al, presenting their thicknesses to be ~6 nm, ~6.1 nm, 5.6 nm, and ~9.7 nm, respectively. 5

S3. AFM spectra of the channel of the transistor using Ni and Ti as the contacts. Height (nm) -5-55 ~11. 3 nm -6 5 1 15 2 25 3 35 Distance (nm) Figure S2. The thickness of the BP sheet using Ni and Ti as the contacts is measured to be ~11.3 nm. 6

S4. The output characteristics of the undoped FETs using both Ti and Ni electrodes on rigid SiO 2 /Si. a 4 3 2 1-1 -2 = - 1 V - 2 V - 3 V -1. -.5..5 1. V SD Titanium b 15 1 5-5 -1 = - 1 V - 2 V - 3 V Nickel -15-1. -.5..5 1. V SD Figure S3. The output characteristics of the undoped FETs using (a) Ti and (b) Ni electrodes, respectively. It is observed that Schottky barrier exists at the Ti/undoped-BP interface, while Ni is an excellent Ohmic contact. 7

S5. Simulation of the contact resistance for Ti and Ni electrodes of undoped BP. The total resistance (R T ) of the transistor can be written as: = + where R C is the contact resistance and R CH is the channel resistance. At low V SD and infinitely large, R CH diminishes asymptotically and R T becomes equal to R C. The resistivity of the channel can be expressed as 1 = where µ CH is the hole mobility, C OX is the oxide capacitance, is the gate voltage. We can see that when becomes infinitely large, the resistivity of the channel would diminish to a negligible small value. The total channel resistance R T at V SD =.1 V has been extracted as a function of for the - curves shown in Figure 1b. A first-order curves exponential curve fitting on the experimental data generates the asymptotic part of the curve. It can be observed that for high values, R T becomes constant, and is taken as R C. When becomes infinitely large, the R C for Ti and Ni electrodes can be extracted to be ~37,8 Ω and ~3,133 Ω from the simulated - curve, and the contact resistance for undoped BP is reduced by ~34 kω by employing Ni contacts as compared to that of Ti contacts, which is in the same order with the experimental value of 28 kω. 8

Figure S3a and S3b show the V SD curves of the undoped BP using Ti and Ni electrodes, respectively. It is observed that Schottky barrier exists at the Ti/undoped-BP interface, while Ni is an excellent Ohmic contact, which is in agreement with the relatively larger contact resistance for Ti electrodes. As shown in the band diagram in the inset of Figure 1b, the work function of Ni is lower than the valence-band maximum of BP. Furthermore, the undoped BP shows p-type conductivity, leading to low contact resistance for Ni electrodes, but high Schottky barrier for Ti electrodes as the work function of Ti is inside the conduction band of undoped BP. In summary, Ni is an Ohmic contact for undoped BP, and Ti forms low contact resistance for n-bp doped with Al. Figure S4. Total resistance as a function of gate voltage for the transistors with Ti and Ni as the contacts, respectively. The inset shows the enlarged view of the section highlighted by the grey rectangle. Scatters show experimental measurements on two transistors, and the lines have been fitted to the measurements. 9

S6. Transconductance of the flexible p- and n-transistors. a g m (µs) -2-4 p-fet b g m (µs) 1 5 n-fet -6-8 -3-2 -1 1 2 3-3 -2-1 1 2 3 Figure S5. Transconductance of the (a) p-fet and (b) n-fet, showing high peak transconductance of 7.7 µs for p-fet and 13.2 µs for n-fet, respectively. V SD =.2 V 1

S7. Switching current as a function of the input voltage V IN of the flexible inverter. 8 VDD = 7 6 5 4 3 2 1 1 V 2 V 3 V -1 1 2 3 V IN Figure S6. Switching current as a function of the input voltage V IN. We can see the current peaks for all voltage ranges, confirming the complementary nature of the circuit operation. 11

S8. Electrical characterization of the complementary inverter on rigid SiO 2 /Si. a 4 3 2 = -.2 V -.4 V -.6 V -.8 V - 1 V b 2 15 1 =.2 V.4 V.6 V.8 V 1 V 1 5-1. -.5...5 1. c 1 1 V SD V SD = -.1 V -.2 V -.3 V d 1 1 V SD =.1 V.2 V.3 V V SD 1 1 1-1 1-1 -3-2 -1 1 2 3-3 -2-1 1 2 3 e V OUT 3. 2.5 2. 1.5 1..5 V DD = 1 V 2 V 3 V f Gain 2.5 2. 1.5 1..5 V DD = 1 V 2 V 3 V. -1 1 2 3 4. -1 1 2 3 4 V IN V IN Figure S7. Black phosphorus complementary inverter on the rigid SiO 2 /Si substrate. Output characteristics ( - V SD ) in terms of for the (a) p-type and (b) n-type BP FET. Transfer curves ( ) of the (c) p-type and (d) n-type BP FET. V SD =.1 V,.2 V and.3 V. (e) V OUT 12

- V IN characteristics of the inverter. (f) Voltage gain (-dv OUT /dv IN ) as a function of input voltage V IN. The maximum gain is ~ 2.5 with a threshold voltage of 3 V at V DD = 3 V. 13