PHILIPS 74ALVT16245 transceiver datasheet

Similar documents
INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74ALVCH bit universal bus transceiver (3-State)

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74ABT ABTH bit latched transceiver with dual enable and master reset (3-State)

74F393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74LV393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74LVC573 Octal D-type transparent latch (3-State)

The 74HC21 provide the 4-input AND function.

74LV373 Octal D-type transparent latch (3-State)

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

8-bit binary counter with output register; 3-state

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC1G125; 74HCT1G125

Octal buffer/line driver (3-State)

74ALVT V/3.3V 16-bit transparent D-type latch (3-State) INTEGRATED CIRCUITS

CONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC

74HC244; 74HCT244. Octal buffer/line driver; 3-state

Hex inverting Schmitt trigger with 5 V tolerant input

PHILIPS 74LVT transparent D-type latch datasheet

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

74ABT16373B 74ABTH16373B 16-bit transparent latch (3-State)

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

UNISONIC TECHNOLOGIES CO., LTD U74HC244

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

Octal bus transceiver; 3-state

74VHC573 Octal D-Type Latch with 3-STATE Outputs

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

GTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls

8-bit serial-in/parallel-out shift register

74VHC373 Octal D-Type Latch with 3-STATE Outputs

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK

UNISONIC TECHNOLOGIES CO., LTD

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74AHC2G126; 74AHCT2G126

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

The 74LV08 provides a quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

UNISONIC TECHNOLOGIES CO., LTD

74VHC125 Quad Buffer with 3-STATE Outputs

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

TC74VHC573F,TC74VHC573FW,TC74VHC573FT,TC74VHC573FK

2-input EXCLUSIVE-OR gate

Octal buffer/line driver; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

The 74LV32 provides a quad 2-input OR function.

74LVT244B; 74LVTH244B

TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK

74AVC20T245-Q General description. 2. Features and benefits

TC74HC373AP,TC74HC373AF,TC74HC373AFW

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

14-stage binary ripple counter

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

74HC126; 74HCT126. Quad buffer/line driver; 3-state

The 74LVC1G11 provides a single 3-input AND gate.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74HC365; 74HCT365. Hex buffer/line driver; 3-state

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

Transcription:

PHILIPS traceiver datasheet http://www.manuallib.com/philips/74alvt16245-traceiver-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 2.5V or 3.3V with I/O compatibility up to 5V. ManualLib.com collects and classifies the global product itrunction manuals to help users access anytime and anywhere, helping users make better use of products. http://www.manuallib.com

INTEGRATED CIRCUITS 2.5V/3.3V ALVT 16-bit traceiver (3-State) Supersedes data of 1995 Nov 01 IC23 Data Handbook 1998 Feb 13

FEATURES 16-bit bidirectional bus interface 5V I/O Compatible 3-State buffers Output capability: +64mA/ 32mA TTL input and output switching levels Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs Live iertion/extraction permitted Power-up 3-State No bus current loading when output is tied to 5V bus Latch-up protection exceeds 500mA per JEDEC Std 17 ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 400V per Machine Model QUICK REFERENCE DATA SYMBOL t PLH t PHL PARAMETER Propagation delay nax to nbx or nbx to nax C L = 50pF DESCRIPTION The is a high-performance BiCMOS product designed for V CC operation at 2.5V or 3.3V with I/O compatibility up to 5V. This device is a 16-bit traceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directio. The control function implementation minimizes external timing requirements. The device features an Output Enable (OE) input for easy cascading and a Direction (DIR) input for direction control. CONDITIONS TYPICAL T amb = 25 C 2.5V 3.3V C IN Input capacitance DIR, OE V I = 0V or V CC 3 3 pf C I/O I/O pin capacitance V I/O = 0V or V CC 9 9 pf I CCZ Total supply current Outputs disabled 40 70 µa ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 48-Pin Plastic SSOP Type III 40 C to +85 C DL AV16245 DL SOT370-1 48-Pin Plastic TSSOP Type II 40 C to +85 C DGG AV16245 DGG SOT362-1 1.7 1.9 UNIT LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) 1DIR 1 2DIR 24 48 1OE 25 2OE 47 1A0 46 1A1 2 1B0 3 1B1 36 2A0 35 2A1 13 14 2B0 2B1 48 1 G3 3 EN1 (BA) 3 EN2 (AB) 25 24 G3 3 EN1 (BA) 3 EN2 (AB) 44 1A2 5 1B2 33 2A2 16 2B2 47 1 2 36 1 13 43 1A3 6 1B3 32 2A3 17 2B3 46 2 3 35 2 14 41 1A4 8 1B4 30 2A4 19 2B4 44 5 43 6 33 16 32 17 40 1A5 9 1B5 29 2A5 20 2B5 41 8 40 9 30 19 29 20 38 1A6 11 1B6 27 2A6 22 2B6 38 11 37 12 27 22 26 23 37 12 1A7 1B7 26 23 2A7 2B7 SW00022 SA00021 1998 Feb 13 2 853-1817 18959

PIN CONFIGURATION 1DIR 1 1B0 2 1B1 3 GND 4 1B2 5 1B3 6 V 7 CC 1B4 8 1B5 9 GND 10 1B6 11 1B7 12 2B0 13 2B1 14 GND 15 2B2 16 2B3 17 V CC 18 2B4 19 2B5 20 GND 21 2B6 22 2B7 23 2DIR 24 48 1OE 47 1A0 46 1A1 45 GND 44 1A2 43 1A3 42 V CC 41 1A4 40 1A5 39 GND 38 1A6 37 1A7 36 2A0 35 2A1 34 GND 33 2A2 32 2A3 31 V CC 30 2A4 29 2A5 28 GND 27 2A6 26 2A7 25 2OE SA00020 PIN DESCRIPTION PIN NUMBER SYMBOL NAME AND FUNCTION 1, 24 ndir Direction control input 47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26 na0 na7 Data inputs/outputs (A side) 2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23 nb0 nb7 Data inputs/outputs (B side) 25, 48 noe Output enable input (active-low) 4, 10, 15, 21, 28, 34, 39, 45 GND Ground (0V) 7, 18, 31, 42 V CC Positive supply voltage FUNCTION TABLE INPUTS INPUTS/OUTPUTS noe ndir nax nbx L L nax = nbx Inputs L H Inputs nbx = nax H X Z Z H = High voltage level L = Low voltage level X = Don t care Z = High Impedance off state ABSOLUTE MAXIMUM RATINGS 1, 2 SYMBOL PARAMETER CONDITIONS RATING UNIT V CC DC supply voltage to +4.6 V I IK DC input diode current V I < 0 50 ma V I DC input voltage 3 to +7.0 V I OK DC output diode current V O < 0 50 ma V OUT DC output voltage 3 Output in Off or High state to +7.0 V Output in Low state 128 I OUT DC output current Output in High state 64 ma T stg Storage temperature range 65 to +150 C NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed. 1998 Feb 13 3

RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER 2.5V RANGE LIMITS 3.3V RANGE LIMITS MIN MAX MIN MAX V CC DC supply voltage 2.3 2.7 3.0 3.6 V V I Input voltage 0 5.5 0 5.5 V V IH High-level input voltage 1.7 2.0 V V IL Input voltage 0.7 0.8 V I OH High-level output current 8 32 ma Low-level output current 8 32 I OL Low-level output current; current duty cycle 50%; f 1kHz 24 64 t/ v Input traition rise or fall rate; Outputs enabled 10 10 /V T amb Operating free-air temperature range 40 +85 40 +85 C DC ELECTRICAL CHARACTERISTICS (3.3V 0.3V RANGE) LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 3.0V; I IK = 18mA 0.85 1.2 V V OH V OL High-level output voltage Low level output voltage I I Input leakage current V CC = 3.6V; V I = 5.5V UNIT V CC = 3.0 to 3.6V; I OH = 100µA V CC 0.2 V CC V V CC = 3.0V; I OH = 32mA 2.0 2.3 V CC = 3.0V; I OL = 100µA 0.07 0.2 V CC = 3.0V; I OL = 16mA 0.25 0.4 V CC = 3.0V; I OL = 32mA 0.3 V CC = 3.0V; I OL = 64mA 0.4 5 V CC = 3.6V; V I = V CC or GND Control pi 0.1 ±1 V CC = 0 or 3.6V; V I = 5.5V 0.1 10 V =36V; =V pi CC 3.6V; V I CC Data 4 05 10 ma V 0.1 20 µa V CC = 3.6V; V I = 0 0.1-5 I OFF Off current V CC = 0V; V I or V O = 0 to 4.5V 0.1 ±100 µa I HOLD I EX I PU/PD V CC = 3V; V I = 0.8V 75 130 Bus Hold current AorBports V CC = 3V; V I = 2.0V 75 140 µa 6 V CC = 0V to 3.6V; V CC = 3.6V ±500 Current into an output in the High state when V O > V CC V O = 5.5V; V CC = 3.0V 50 125 µa Power up/down 3-State output V CC 1.2V; V O = V to V CC ; V I = GND or V CC ; current 3 OE/OE = Don t care 40 ±100 µa I CCH V CC = 3.6V; Outputs High, V I = GND or V CC, I O = 0 0.07 0.1 I CCL Quiescent supply current V CC = 3.6V; Outputs Low, V I = GND or V CC, I O = 0 3.2 5 ma I CCZ V CC = 3.6V; Outputs Disabled; V I = GND or V CC, I O = 0 5 0.07 0.1 I CC Additional supply current per input pin 2 V CC = 3V to 3.6V; One input at V CC 0.6V, Other inputs at V CC or GND 0.2 0.4 ma NOTES: 1. All typical values are at V CC = 3.3V and T amb = 25 C. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or GND 3. This parameter is valid for any V CC between 0V and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 3.3V ± 0.3V a traition time of 100µsec is permitted. This parameter is valid for T amb = 25 C only. 4. Unused pi at V CC or GND. 5. I CCZ is measured with outputs pulled up to V CC or pulled down to ground. 6. This is the bus hold overdrive current required to force the input to the opposite logic state. 1998 Feb 13 4

AC CHARACTERISTICS (3.3V 0.3V RANGE) GND = 0V; t R = t F = 2.5; C L = 50pF; R L = 500Ω; T amb = 40 C to +85 C. LIMITS SYMBOL PARAMETER WAVEFORM V CC = 3.3V 0.3V UNIT t PLH t PHL t PZH t PZL t PHZ t PLZ Propagation delay nax to nbx or nbx to nax Output enable time to High and Low level Output disable time from High and Low Level NOTE: 1. All typical values are at V CC = 3.3V and T amb = 25 C. DC ELECTRICAL CHARACTERISTICS (2.5V 0.2V RANGE) 1 2 2 MIN TYP 1 MAX 2.1 1.7 3.4 2.8 2.4 2.4 3.5 2.9 4.5 3.7 LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 2.3V; I IK = 18mA 0.85 1.2 V V OH High-level output voltage V CC = 2.3 to 3.6V; I OH = 100µA V CC 0.2 V CC = 2.3V; I OH = 8mA 1.8 2.1 V CC = 2.3V; I OL = 100µA 0.07 0.2 V OL Low-level output voltage V CC = 2.3V; I OL = 24mA 0.3 V I I Input leakage current V CC = 2.7V; V I = 5.5V V CC = 2.3V; I OL = 8mA 0.4 V CC = 2.7V; V I = V CC or GND Control pi 0.1 ±1 V CC = 0 or 2.7V; V I = 5.5V 0.1 10 V CC = 2.7V; V I = V CC Data pi 4 0.1 10 V 0.1 20 µa V CC = 2.7V; V I = 0 0.1-5 I OFF Off current V CC = 0V; V I or V O = 0 to 4.5V 0.1 ±100 µa Bus Hold current V CC = 2.3V; V I = 0.7V 90 I HOLD Data inputs 6 V CC = 2.3V; V I = 1.7V 10 I EX I PU/PD Current into an output in the High state when V O > V CC V O = 5.5V; V CC = 2.3V 50 125 µa Power up/down 3-State output V CC 1.2V; V O = V to V CC ; V I = GND or V CC ; current 3 OE/OE = Don t care µa 40 100 µa I CCH V CC = 2.7V; Outputs High, V I = GND or V CC, I O = 0 0.04 0.1 I CCL Quiescent supply current V CC = 2.7V; Outputs Low, V I = GND or V CC, I O = 0 2.3 45 ma I CCZ V CC = 2.7V; Outputs Disabled; V I = GND or V CC, I O = 0 5 0.04 0.1 I CC Additional supply current per input pin 2 V CC = 2.3V to 2.7V; One input at V CC 0.6V, Other inputs at V CC or GND 0.1 0.4 ma NOTES: 1. All typical values are at V CC = 2.5V and T amb = 25 C. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or GND 3. This parameter is valid for any V CC between 0V and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 2.5V ± 0.3V a traition time of 100µsec is permitted. This parameter is valid for T amb = 25 C only. 4. Unused pi at V CC or GND. 5. I CCZ is measured with outputs pulled up to V CC or pulled down to ground. 6. Not guaranteed. 1998 Feb 13 5

DYNAMIC SWITCHING THRESHOLD Dynamic switching threshold is the change in V IH and V IL when the device is operated in various switching and output loading conditio. The cause of this variation is due to extra load placed on internal circuit structures. V IHD and V ILD are measures of the dynamic switching threshold. V IHD is the input high switching level when the device is heavily loaded. V ILD is the input low switching level when the device is heavily loaded. V ILD /V IHD vs V CC 3.0 Vild/Vihd vs V CC V ILD /V IHD vs Frequency Temp = 25 C 3.00 Vild/Vihd vs Frequency T = 25 C 2.5 Input Dynamic Threshold Voltage (V) 2.0 Vild - - - - Vihd Input Dynamic Threshold Voltage (V) 2.50 0 0 0 Vild - - - - Vihd 0.0 2.3 GROUND/V CC BOUNCE V OLP vs Temperature V OLP (V) 2.0 1.8 1.6 1.4 1.2 0.8 0.6 0.4 2.5 2.7 3.0 3.3 3.6 V CC (V) SA00455 0.2 0.0 55 40 25 85 125 Temperature ( C) SA00457 V OHV vs Temperature 4.0 3.5 0.00 5 20 40 60 80 100 120 Frequency (MHz) SA00456 V OLP vs Capacitive Load V OLP (V) 0.9 0.8 0.7 0.6 0.4 0.3 0.2 0.1 0.0 50pF 150pF 270pF Capacitive Load (pf) SA00459 V OHV vs Capacitive Load 4.0 3.5 3.0 V OHV (V) 3.0 2.5 2.0 V OHV (V) 2.5 2.0 55 40 25 85 125 Temperature ( C) SA00458 0.0 50pF 150pF Capacitive Load (pf) 270pF SA00460 1998 Feb 13 6

AC CHARACTERISTICS (2.5V 0.2V RANGE) GND = 0V; t R = t F = 2.5; C L = 50pF; R L = 500Ω; T amb = 40 C to +85 C. LIMITS SYMBOL PARAMETER WAVEFORM V CC = 2.5V 0.2V UNIT t PLH t PHL t PZH t PZL t PHZ t PLZ Propagation delay nax to nbx or nbx to nax Output enable time to High and Low level Output disable time from High and Low Level NOTE: 1. All typical values are at V CC = 2.5V and T amb = 25 C. 1 2 2 MIN TYP 1 MAX 1.7 1.9 3.0 2.3 3.0 2.3 2.8 2.8 4.5 3.5 4.6 3.5 SKEW DATA t ps (Pin Skew or Traition Skew) t PS = t PHL t PLH V CC = 2.3 V CC = 2.5 V CC = 2.7 V CC = 3.0 V CC = 3.3 V CC = 3.6 UNITS t PS Max 429 469 430 426 267 336 ps t OST = t P m t P n Where is any edge traition (high-to-low or low-to-high) measured between any two outputs (m or n) within any given device. V CC = 2.3 V CC = 2.5 V CC = 2.7 V CC = 3.0 V CC = 3.3 V CC = 3.6 UNITS t OST nan-nbn 546 625 586 546 427 397 nbn-nan 508 547 586 506 427 417 NOTE: One output switching, Temp = 25 C. ps t OSHL, t OSLH, (Common Edge Skew) t OSHL = t PHL max t PHL min (Output Skew for Low-to-High Traitio) t OSLH = t PLH max t PLH min (Output Skew for High-to-Low Traitio) V CC = 2.3 V CC = 2.5 V CC = 2.7 V CC = 3.0 V CC = 3.3 V CC = 3.6 UNITS t OSLH nan-nbn 312 312 313 276 267 257 t OSHL nan-nbn 312 352 352 297 289 267 t OSLH nbn-nan 235 273 312 274 296 326 t OSHL nbn-nan 234 235 274 248 287 267 NOTE: One output switching, Temp = 25 C. ps 1998 Feb 13 7

EXTENDED DATA TPHL vs TEMP V CC = 3.3V, one output switching 1.90 1.80 TPLH vs NUMBER of OUTPUTS SWITCHING T = 25 C, 50pF/500 ohm load 4.00 3.50 V CC = 2.3V TPHL (ns) 1.70 1.60 0 1.40 TPLH (ns) 3.00 2.50 1.30 1.20 1.10 0 V CC = 3.6V 0 55 40 25 85 125 Temperature ( C) SA00449 TPLH vs TEMP V CC = 3.3V, one output switching TPLH (ns) 1.90 1.80 1.70 1.60 0 1.40 1.30 1.20 1.10 0 55 40 25 85 125 Temperature ( C) TPLH vs OUTPUT LOAD Outputs also loaded with 500 ohms to ground, T= 25 C SA00450 0 1 8 16 Number of Outputs Switching SA00452 TPHL vs NUMBER of OUTPUTS SWITCHING T = 25 C, 50pF/500 ohm load TPHL (ns) 3.00 2.80 2.60 2.40 2.20 V CC = 2.3V 1.80 1.60 V CC = 3.6V 1.40 1.20 0 1 8 16 Number of Outputs Switching SA00453 TPHL vs OUTPUT LOAD Outputs also loaded with 500 ohms to ground, T= 25 C 4.00 6.00 3.50 16 Outputs Swicthing TPLH (ns) 5.00 4.00 3.00 16 Outputs Switching 1 Output Switching TPHL (ns) 3.00 2.50 0 0 1 Output Switching 0 0 0.00 50pF 150pF 270pF Capacitive Load (F) SA00451 0.00 50pF 150pF Capacitive Load (pf) 270pF SA00454 1998 Feb 13 8

AC WAVEFORMS = V at V CC 3.0V, = V CC /2 at V CC 2.7V V X = V OL + 0.3V at V CC 3.0V, V X = V OL + 0.15V at V CC 2.7V V Y = V OH 0.3V at V CC 3.0V, V Y = V OH 0.15V at V CC 2.7V An or Bn INPUT t PLH t PHL 3.0V or V CC whichever is less 0V OE INPUT 3.0V or V CC whichever is less t PZL t PLZ 6.0V or V CC x 2 0V Bn or An OUTPUT = V or V CC /2, whichever is less V OH V or V CC /2 Waveform 1. Input to Output Propagation Delays V OL SW00023 OUTPUT OUTPUT t PZH t PHZ V X V OL V OH V Y 0V SW00024 Waveform 2. 3-State Output Enable and Disable Times TEST CIRCUIT AND WAVEFORMS PULSE GENERATOR V IN V CC D.U.T. V OUT R L 6.0V or V CC x 2 Open GND NEGATIVE PULSE t W 90% 90% 10% 10% t THL (t F ) V IN 0V t TLH (t R ) R T C L Test Circuit for 3-State Outputs SWITCH POSITION TEST SWITCH R L POSITIVE PULSE t TLH (t R ) t THL (t F ) 90% 90% V IN 10% t 10% W 0V t PLZ/ t PZL 6V or V CC x 2 t PLH/ t PHL t PHZ /t PZH Open GND DEFINITIONS R L = Load resistor; see AC CHARACTERISTICS for value. C L = Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. FAMILY 74ALVT16 INPUT PULSE REQUIREMENTS Amplitude Rep. Rate t W t R t F 3.0V or V CC whichever is less 10MHz 500 2.5 2.5 SW00025 1998 Feb 13 9

2.5V/3.3V ALVT 16-bit traceiver (3-State) SSOP48: plastic shrink small outline package; 48 leads; body width 7.5mm SOT370-1 1998 Feb 13 10

2.5V/3.3V ALVT 16-bit traceiver (3-State) TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm SOT362-1 1998 Feb 13 11

2.5V/3.3V ALVT 16-bit traceiver (3-State) Data sheet status Data sheet status Product status Definition [1] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please coult the most recently issued datasheet before initiating or completing a design. Definitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. Disclaimers Life support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088 3409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 05-96 Document order number: 9397-750-03647 yyyy mmm dd 12