74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

Similar documents
74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74HC21 provide the 4-input AND function.

8-bit binary counter with output register; 3-state

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

Hex inverting Schmitt trigger with 5 V tolerant input

74HC1G125; 74HCT1G125

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74HC244; 74HCT244. Octal buffer/line driver; 3-state

8-bit serial-in/parallel-out shift register

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Octal bus transceiver; 3-state

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

14-stage binary ripple counter

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

The 74LV08 provides a quad 2-input AND function.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

The 74LVC1G02 provides the single 2-input NOR function.

2-input EXCLUSIVE-OR gate

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

The 74LVC1G11 provides a single 3-input AND gate.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

The 74LV32 provides a quad 2-input OR function.

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74AHC2G126; 74AHCT2G126

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74AHC1G00; 74AHCT1G00

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

74AVC20T245-Q General description. 2. Features and benefits

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

BF545A; BF545B; BF545C

DATA SHEET. 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state INTEGRATED CIRCUITS

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

N-channel TrenchMOS logic level FET

74LV393 Dual 4-bit binary ripple counter

74AVCH General description. 2. Features and benefits. 16-bit transceiver with direction pin; 3.6 V tolerant; 3-state

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74AVC20T General description. 2. Features and benefits

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

Octal D-type transparent latch; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

Octal buffer/line driver; 3-state

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74LVC573 Octal D-type transparent latch (3-State)

Transcription:

16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The is a 16-bit (dual octal) dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment. This device can be used as two 8-bit transceivers or one 16-bit transceiver. The direction control inputs (1DIR and 2DIR) determine the direction of the data flow. ndir (active HIGH) enables data from na ports to nb ports. ndir (active LOW) enables data from nb ports to na ports. The output enable inputs (1OE and 2OE), when HIGH, disable both na and nb ports by placing them in a high-impedance OFF-state. The nb ports interface with the 5 V bus. The na ports interface with the 3 V bus. In suspend mode, when one of the supply voltages is zero, there will be no current flow from the non-zero supply towards the zero supply. The A-outputs must be set 3-state and the voltage on the A-bus must be smaller than V diode (typical 0.7 V). V CCB V CCA (except in suspend mode). 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range: 3 V port (V CCA ): 1.5 V to 3.6 V 5 V port (V CCB ): 1.5 V to 5.5 V. CMOS low power consumption Direct interface with TTL levels Control inputs voltage range from 2.7 V to 5.5 V Inputs accept voltages up to 5.5 V High-impedance outputs when V CCA or V CCB = 0 V Complies with JEDEC standard JESD8-B/JESD36 ESD protection: HBM EIA/JESD22-A114-B exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. Specified from 40 C to +85 C and 40 C to +125 C.

3. Quick reference data 4. Ordering information Table 1: Quick reference data = 0 V; T amb = 25 C; t r = t f 2.5 ns. Symbol Parameter Conditions Min Typ Max Unit t PHL, t PLH propagation delay nan to nbn C L = 50 pf; V CCB = 4.5 V to 5.5 V; V CCA = 3.0 V to 3.6 V - 2.9 - ns propagation delay nbn to nan propagation delay nan to nbn propagation delay nbn to nan C L = 50 pf; V CCB = 4.5 V to 5.5 V; V CCA = 3.0 V to 3.6 V C L = 50 pf; V CCB = 3.0 V to 3.6 V; V CCA = 2.3 V to 2.7 V C L = 50 pf; V CCB = 3.0 V to 3.6 V; V CCA = 2.3 V to 2.7 V [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D = C PD V 2 CC f i N + Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts; N = total load switching outputs; Σ(C L V 2 CC f o ) = sum of the outputs. [2] The condition is V I = to V CC. - 2.5 - ns - 3.3 - ns - 3.0 - ns C I input capacitance - 4.0 - pf C I/O input/output capacitance A and B port - 5.0 - pf C PD power dissipation capacitance 5 V port: nan to nbn power dissipation capacitance 3 V port: nbn to na V CCB =5V;V CCA = 3.3 V [1] [2] outputs enabled - 30 - pf outputs disabled - 15 - pf V CCB =5V;V CCA = 3.3 V [1] [2] outputs enabled - 40 - pf outputs disabled - 5 - pf Table 2: Ordering information Type number Temperature range Package Name Description Version DGG 40 C to +125 C TSSOP48 plastic thin shrink small outline package; 48 leads; SOT362-1 body width 6.1 mm DL 40 C to +125 C SSOP48 plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1 Product data sheet Rev. 02 1 June 2004 2 of 19

5. Functional diagram 1 1DIR 2DIR 24 47 46 44 43 41 40 38 37 1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1OE 48 1B0 2 1B1 3 1B2 5 1B3 6 1B4 8 1B5 9 1B6 11 1B7 12 36 35 33 32 30 29 27 26 2A0 2A1 2A2 2A3 2A4 2A5 2A6 2A7 2OE 2B0 2B1 2B2 2B3 2B4 2B5 2B6 2B7 25 13 14 16 17 19 20 22 23 001aaa789 Fig 1. Logic symbol. Product data sheet Rev. 02 1 June 2004 3 of 19

48 1OE 1 1DIR 25 2OE 24 2DIR G3 3EN1[BA] 3EN2[AB] G6 6EN1[BA] 6EN2[AB] 47 1A0 1 2 1B0 46 1A1 44 1A2 43 1A3 41 1A4 40 1A5 38 1A6 37 1A7 36 2A0 4 2 3 1B1 5 1B2 6 1B3 8 1B4 9 1B5 11 1B6 12 1B7 13 2B0 35 2A1 33 2A2 32 2A3 30 2A4 29 2A5 27 2A6 26 2A7 5 14 2B1 16 2B2 17 2B3 19 2B4 20 2B5 22 2B6 23 2B7 001aaa790 Fig 2. IEC logic symbol. Product data sheet Rev. 02 1 June 2004 4 of 19

6. Pinning information 6.1 Pinning 1DIR 1 48 1OE 1B0 2 47 1A0 1B1 3 46 1A1 4 45 1B2 5 44 1A2 1B3 6 43 1A3 V CCB 7 42 V CCA 1B4 8 41 1A4 1B5 9 40 1A5 10 39 1B6 11 38 1A6 1B7 2B0 12 13 164245 37 36 1A7 2A0 2B1 14 35 2A1 15 34 V CC 2B2 16 33 2A4 2B3 17 32 2A3 V CCB 18 31 V CCA 2B4 19 30 2A4 2B5 20 29 2A5 21 28 2B6 22 27 2A6 2B7 23 26 2A7 2DIR 24 25 2OE 001aab037 Fig 3. Pin configuration (T)SSOP48. 6.2 Pin description Table 3: Pin description Symbol Pin Description 1DIR 1 direction control input 1B0 2 data input/output 1B1 3 data input/output 4, 10, 15, 21, ground (0 V) 28, 34, 39, 45 1B2 5 data input/output 1B3 6 data input/output V CCB 7, 18 supply voltage (5 V bus) 1B4 8 data input/output 1B5 9 data input/output 1B6 11 data input/output 1B7 12 data input/output Product data sheet Rev. 02 1 June 2004 5 of 19

Table 3: Pin description continued Symbol Pin Description 2B0 13 data input/output 2B1 14 data input/output 2B2 16 data input/output 2B3 17 data input/output 2B4 19 data input/output 2B5 20 data input/output 2B6 22 data input/output 2B7 23 data input/output 2DIR 24 direction control input 2OE 25 output enable input (active LOW) 2A7 26 data input/output 2A6 27 data input/output 2A5 29 data input/output 2A4 30 data input/output V CCA 31, 42 supply voltage (3 V bus) 2A3 32 data input/output 2A2 33 data input/output 2A1 35 data input/output 2A0 36 data input/output 1A7 37 data input/output 1A6 38 data input/output 1A5 40 data input/output 1A4 41 data input/output 1A3 43 data input/output 1A2 44 data input/output 1A1 46 data input/output 1A0 47 data input/output 1OE 48 output enable input (active LOW) n.c. - not connected Product data sheet Rev. 02 1 June 2004 6 of 19

7. Functional description 8. Limiting values 7.1 Function table Table 4: Function table [1] Inputs Outputs noe ndir nan nbn L L A = B inputs L H inputs B = A H X Z Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. Table 5: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). See Table note 1. Symbol Parameter Conditions Min Max Unit V CCB supply voltage B V CCB V CCA 0.5 +6.0 V port V CCA supply voltage A V CCB V CCA 0.5 +4.6 V port I IK input diode current V I <0V - 50 ma V I input voltage [2] 0.5 +6.0 V V I/O input voltage range for I/Os 0.5 V CC + 0.5 V I OK output diode current V O >V CC or V O <0V - ±50 ma V O output voltage output HIGH or LOW state [2] 0.5 V CC + 0.5 V output 3-state [2] 0.5 +6.0 V I O output source or V O =0VtoV CC - ±50 ma sink current I CC, I V CC or current - ±100 ma T stg storage 65 +150 C temperature P tot power dissipation SSOP and TSSOP package T amb = 40 C to +125 C [3] - 500 mw [1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. [2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [3] For (T)SSOP48 packages: above 60 C the value of P tot derates linearly with 5.5 mw/k. Product data sheet Rev. 02 1 June 2004 7 of 19

9. Recommended operating conditions Table 6: 10. Static characteristics Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CCB supply voltage B port V CCB V CCA maximum speed performance 2.7-5.5 V low-voltage applications 1.5-5.5 V V CCA supply voltage A port V CCB V CCA maximum speed performance 2.7-3.6 V low-voltage applications 1.5-3.6 V V I input voltage 0-5.5 V control inputs V I/O input voltage A port 0 - V CCA V B port 0 - V CCB V V O output voltage A port 0 - V CCA V B port 0 - V CCB V T amb operating ambient temperature 40 - +125 C t r, t f input rise and fall times V CCA = 2.7 V to 3.0 V 0-20 ns/v V CCA = 3.0 V to 3.6 V 0-10 ns/v V CCB = 3.0 V to 4.5 V 0-20 ns/v V CCB = 4.5 V to 5.5 V 0-10 ns/v Table 7: Static characteristics At recommended operating conditions; voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] V IH V IL HIGH-level input voltage B port V CCB = 3.0 V to 5.5 V [2] 2.0 - - V A port V CCA = 3.0 V to 3.6 V 2.0 - - V V CCA = 2.3 V to 2.7 V [2] 1.7 - - V LOW-level input voltage B port V CCB = 4.5 V to 5.5 V [2] - - 0.8 V V CCB = 3.0 V to 3.6 V [2] - - 0.7 V A port V CCA = 3.0 V to 3.6 V - - 0.8 V V CCA = 2.3 V to 2.7 V [2] - - 0.7 V Product data sheet Rev. 02 1 June 2004 8 of 19

Table 7: Static characteristics continued At recommended operating conditions; voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OH HIGH-level output voltage B port V I =V IH or V IL I O = 24 ma; V CCB = 4.5 V V CCB 0.8 - - V I O = 12 ma; V CCB = 4.5 V V CCB 0.5 - - V I O = 18 ma; V CCB = 3.0 V V CCB 0.8 - - V I O = 100 µa; V CCB = 3.0 V V CCB 0.2 V CCB - V A port V I =V IH or V IL I O = 24 ma; V CCA = 3.0 V V CCA 0.7 - - V I O = 100 µa; V CCA = 3.0 V V CCA 0.2 - - V I O = 12 ma; V CCA = 2.7 V V CCA 0.5 - - V I O = 8 ma; V CCA = 2.3 V V CCA 0.6 - - V I O = 100 µa; V CCA = 2.3 V V CCA 0.2 V CCA - V V OL LOW-level output voltage B port V I =V IH or V IL I O = 24 ma; V CCB = 4.5 V - - 0.55 V I O = 12 ma; V CCB = 4.5 V - - 0.40 V I O = 100 µa; V CCB = 4.5 V - - 0.20 V I O = 18 ma; V CCB = 3.0 V - - 0.55 V I O = 100 µa; V CCB = 3.0 V - - 0.20 V A port V I =V IH or V IL I O = 24 ma; V CCA = 3.0 V - - 0.55 V I O = 100 µa; V CCA = 3.0 V - - 0.20 V I O = 12 ma; V CCA = 2.7 V - - 0.40 V I O = 12 ma; V CCA = 2.3 V - - 0.60 V I O = 100 µa; V CCA = 2.3 V - - 0.20 V I LI input leakage current V I = 5.5 V or - ±0.1 ±5 µa I OZ 3-state output OFF-state V I =V IH or V IL ; [3] - ±0.1 ±10 µa current V O =V CC or I CC quiescent supply current V I =V CC or ; I O = 0 A - 0.1 40 µa I CC additional quiescent supply current per control pin V I =V CC 0.6 V; I O =0A [4] - 5 500 µa C I input capacitance - 4.0 - pf C I/O input/output capacitance A and B port - 5.0 - pf T amb = 40 C to +125 C V IH HIGH-level input voltage B port V CCB = 3.0 V to 5.5 V [2] 2.0 - - V A port V CCA = 3.0 V to 3.6 V 2.0 - - V V CCA = 2.3 V to 2.7 V [2] 1.7 - - V Product data sheet Rev. 02 1 June 2004 9 of 19

Table 7: Static characteristics continued At recommended operating conditions; voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V IL LOW-level input voltage B port V CCB = 4.5 V to 5.5 V [2] - - 0.8 V V CCB = 3.0 V to 3.6 V [2] - - 0.7 V A port V CCA = 3.0 V to 3.6 V - - 0.8 V V CCA = 2.3 V to 2.7 V [2] - - 0.7 V V OH HIGH-level output voltage B port V I =V IH or V IL I O = 24 ma; V CCB = 4.5 V V CCB 1.2 - - V I O = 12 ma; V CCB = 4.5 V V CCB 0.8 - - V I O = 18 ma; V CCB = 3.0 V V CCB 1.0 - - V I O = 100 µa; V CCB = 3.0 V V CCB 0.3 V CCB - V A port V I =V IH or V IL I O = 24 ma; V CCA = 3.0 V V CCA 1.0 - - V I O = 100 µa; V CCA = 3.0 V V CCA 0.3 - - V I O = 12 ma; V CCA = 2.7 V V CCA 0.8 - - V I O = 8 ma; V CCA = 2.3 V V CCA 0.6 - - V I O = 100 µa; V CCA = 2.3 V V CCA 0.3 V CCA - V V OL LOW-level output voltage B port V I =V IH or V IL I O = 24 ma; V CCB = 4.5 V - - 0.60 V I O = 12 ma; V CCB = 4.5 V - - 0.80 V I O = 100 µa; V CCB = 4.5 V - - 0.30 V I O = 18 ma; V CCB = 3.0 V - - 0.80 V I O = 100 µa; V CCB = 3.0 V - - 0.30 V A port V I =V IH or V IL I O = 24 ma; V CCA = 3.0 V - - 0.80 V I O = 100 µa; V CCA = 3.0 V - - 0.30 V I O = 12 ma; V CCA = 2.7 V - - 0.60 V I O = 12 ma; V CCA = 2.3 V - - 0.60 V I O = 100 µa; V CCA = 2.3 V - - 0.20 V I LI input leakage current V I = 5.5 V or - ±0.1 ±10 µa I OZ 3-state output OFF-state V I =V IH or V IL ; [3] - ±0.1 ±20 µa current V O =V CC or I CC quiescent supply current V I =V CC or ; I O = 0 A - 0.1 80 µa I CC additional quiescent supply current per control pin V I =V CC 0.6 V; I O =0A [4] - 5 5000 µa [1] All typical values are measured at V CCB = 5.0 V, V CCA = 3.3 V and T amb =25 C. [2] If V CCA < 2.7 V, the switching levels at all inputs are not TTL compatible. [3] For transceivers, the parameter I OZ includes the input leakage current. [4] V CCA = 2.7 V to 3.6 V: other inputs at V CCA or ; V CCB = 4.5 V to 5.5 V: other inputs at V CCB or. Product data sheet Rev. 02 1 June 2004 10 of 19

11. Dynamic characteristics Table 8: Dynamic characteristics = 0 V; t r = t f 2.5 ns; C L = 50 pf; see Figure 6. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] t PHL, t PLH t PZH, t PZL t PHZ, t PLZ C PD propagation delay nan to nbn propagation delay nbn to nan 3-state output enable time noe to nbn 3-state output enable time noe to nan 3-state output disable time noe to nbn 3-state output disable time noe to nan power dissipation capacitance 5 V port: nan to nbn power dissipation capacitance 3 V port: nbn to na see Figure 4 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.5 3.3 7.6 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.0 3.0 5.9 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.0 2.9 5.8 ns see Figure 4 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.0 3.0 7.6 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.0 4.3 6.7 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.2 2.5 5.8 ns see Figure 5 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.5 4.1 11.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.5 3.6 9.2 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.0 3.2 8.9 ns see Figure 5 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.5 4.6 12.3 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.5 4.3 9.3 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.0 3.2 8.9 ns see Figure 5 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 2.0 2.7 10.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 2.5 4.6 9.0 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 2.1 4.9 8.6 ns see Figure 5 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.0 2.7 9.3 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.5 3.5 9.0 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 2.0 3.2 8.6 ns V CCB = 5 V; V CCA = 3.3 V [2] [3] outputs enabled - 30 - pf outputs disabled - 15 - pf V CCB = 5 V; V CCA = 3.3 V [2] [3] outputs enabled - 40 - pf outputs disabled - 5 - pf Product data sheet Rev. 02 1 June 2004 11 of 19

Table 8: Dynamic characteristics continued = 0 V; t r = t f 2.5 ns; C L = 50 pf; see Figure 6. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +125 C t PHL, t PLH propagation delay see Figure 4 nan to nbn V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.5-9.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.0-7.5 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.0-7.5 ns propagation delay nbn to nan see Figure 4 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.0-9.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.0-8.5 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.2-7.5 ns t PZH, t PZL 3-state output enable see Figure 5 time noe to nbn V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.5-14.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.5-11.5 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.0-12.0 ns 3-state output enable time noe to nan see Figure 5 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.5-15.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.5-12.0 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 1.0-11.5 ns t PHZ, t PLZ 3-state output disable see Figure 5 time noe to nbn V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 2.0-13.5 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 2.5-11.5 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 2.1-11.0 ns 3-state output disable time noe to nan see Figure 5 V CCA = 2.3 V to 2.7 V; V CCB = 3.0 V tot 3.6 V 1.0-12.0 ns V CCA = 2.7 V; V CCB = 4.5 V to 5.5 V 1.5-11.5 ns V CCA = 3.0 V to 3.6 V; V CCB = 4.5 V to 5.5 V 2.0-11.0 ns [1] All typical values are measured at nominal voltage for V CCB and V CCA and at T amb =25 C. [2] C PD is used to determine the dynamic power dissipation (P D in µw). P D = C PD V 2 CC f i N + Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts; N = total load switching outputs; Σ(C L V 2 CC f o ) = sum of the outputs. [3] The condition is V I = to V CC. Product data sheet Rev. 02 1 June 2004 12 of 19

12. AC waveforms V I nan, nbn input V M t PHL t PLH V OH nbn, nan output V M V OL 001aaa792 Measurement points are given in Table 9. V OL and V OH are typical output voltage drop that occur with the output load. Fig 4. Input (nan, nbn) to output (nbn, nan) propagation delays. Table 9: Measurement points Direction Supply voltage Input Output V CCA V CCB V I V M V M A port to B port 2.3 V to 2.7 V 2.7 V to 3.6 V V CCA 0.5 V CCA 1.5 V B port to A port 2.3 V to 2.7 V 2.7 V to 3.6 V 2.7 V 1.5 V 0.5 V CCA A port to B port 2.7 V to 3.6 V 4.5 V to 5.5 V 2.7 V 1.5 V 0.5 V CCB B port to A port 2.7 V to 3.6 V 4.5 V to 5.5 V 3.0 V 1.5 V 1.5 V V I noe input V M V M t PLZ t PZL Qn output LOW-to-OFF OFF-to-LOW V CC V OL V X V M t PHZ t PZH V OH Qn output HIGH-to-OFF OFF-to-HIGH outputs enabled V Y outputs disabled V M outputs enabled 001aaa793 Measurement points are given in Table 10. V OL and V OH are typical output voltage drop that occur with output load. Fig 5. 3-state enable and disable times. Product data sheet Rev. 02 1 June 2004 13 of 19

Table 10: Measurement points Direction Supply voltage Input Output V CCA V CCB V I V M V M V X V Y A port to B port 2.3 V to 2.7 V 2.7 V to 3.6 V V CCA 0.5 V CCA 1.5 V V OL(B) + 0.3 V V OH(B) 0.3 V B port to A port 2.3 V to 2.7 V 2.7 V to 3.6 V 2.7 V 1.5 V 0.5 V CCA V OL(A) + 0.15 V V OH(A) 0.15 V A port to B port 2.7 V to 3.6 V 4.5 V to 5.5 V 2.7 V 1.5 V 0.5 V CCB 0.2 V CCB 0.8 V CCB B port to A port 2.7 V to 3.6 V 4.5 V to 5.5 V 3.0 V 1.5 V 1.5 V V OL(A) + 0.3 V V OH(A) 0.3 V V CC V EXT PULSE GENERATOR V I D.U.T. V O R L RT C L R L mna616 Fig 6. Test data is given in Table 11. Definitions for test circuits: R L = Load resistor. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. Load circuitry for switching times. Table 11: Test data Direction Supply voltage Load V EXT V CCA V CCB C L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ A port to B port 2.3 V to 2.7 V 2.7 V to 3.6 V 50 pf 500 Ω open 2 V CC B port to A port 2.3 V to 2.7 V 2.7 V to 3.6 V 50 pf 500 Ω open 6.0 V A port to B port 2.7 V to 3.6 V 4.5 V to 5.5 V 50 pf 500 Ω open 2 V CC B port to A port 2.7 V to 3.6 V 4.5 V to 5.5 V 50 pf 500 Ω open 6.0 V Product data sheet Rev. 02 1 June 2004 14 of 19

13. Package outline SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1 D E A X c y H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 24 L e b p w M detail X 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. mm 2.8 0.4 0.2 2.35 2.20 0.25 0.3 0.2 0.22 0.13 16.00 15.75 7.6 7.4 10.4 1.0 1.2 0.635 1.4 0.25 10.1 0.6 1.0 0.18 0.1 0.85 0.40 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT370-1 MO-118 99-12-27 03-02-19 Fig 7. Package outline SSOP48. Product data sheet Rev. 02 1 June 2004 15 of 19

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1 D E A X y c H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index 1 24 L detail X L p θ e bp w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions). A UNIT A 1 A 2 A 3 b p c D (1) E (2) e H E L L p Q v w y Z max. mm 1.2 0.15 0.05 1.05 0.85 0.25 0.28 0.17 0.2 0.1 12.6 12.4 6.2 6.0 8.3 0.8 0.50 0.5 1 0.25 7.9 0.4 0.35 0.08 0.1 0.8 0.4 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT362-1 MO-153 99-12-27 03-02-19 Fig 8. Package outline TSSOP48. Product data sheet Rev. 02 1 June 2004 16 of 19

14. Revision history Table 12: Revision history Document ID Release date Data sheet status Change notice Order number Supersedes _2 20040601 Product data - 9397 750 13248 _1 Modifications: The format of this data sheet has been redesigned to comply with the current presentation and information standard of Philips Semiconductors. Table 2: VFBGA56 type added Table 7: Values for T amb = 40 C to +125 C added Table 8: Values for T amb = 40 C to +125 C added _1 19980826 Product specification - 9397 750 04564 - Product data sheet Rev. 02 1 June 2004 17 of 19

15. Data sheet status Level Data sheet status [1] Product status [2] [3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 16. Definitions 17. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 18. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com Product data sheet Rev. 02 1 June 2004 18 of 19

19. Contents 1 General description...................... 1 2 Features............................... 1 3 Quick reference data..................... 2 4 Ordering information..................... 2 5 Functional diagram...................... 3 6 Pinning information...................... 5 6.1 Pinning............................... 5 6.2 Pin description......................... 5 7 Functional description................... 7 7.1 Function table.......................... 7 8 Limiting values.......................... 7 9 Recommended operating conditions........ 8 10 Static characteristics..................... 8 11 Dynamic characteristics................. 11 12 AC waveforms......................... 13 13 Package outline........................ 15 14 Revision history........................ 17 15 Data sheet status....................... 18 16 Definitions............................ 18 17 Disclaimers............................ 18 18 Contact information.................... 18 Koninklijke Philips Electronics N.V. 2004 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 1 June 2004 Document order number: 9397 750 13248 Published in The Netherlands