Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Similar documents
A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

PAGENET88 ZONE PAGING SYSTEM

CD300.

SC125MS. Data Sheet and Instruction Manual. ! Warning! Salem Controls Inc. Stepper Motor Driver. Last Updated 12/14/2004

AN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

Thomas Henry Quadrature Function Generator (Eurorack DIY)

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

MAIN PCB R10, 12k R31. 2) Now with the capacitors. C12,C7 C20 C6. 1N4148 D3, D5, D6 Zener 4v7 D1, D D4, D7 ferrites F1+, F2- 4) Transistors

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Key Features

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Quickfilter Development Board, QF4A512 - DK

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

HF SuperPacker Pro 100W Amp Version 3

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Evaluation Board for 8-/10-/12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5428/AD5440/AD5447EB

The AN/ARC-54. Module Circuit Diagrams

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

Channel V/F Converter

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Distributing Tomorrow s Technologies For Today s Designs Toll-Free:

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

MAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

DATA SHEET. TDA3601Q TDA3601AQ Multiple output voltage regulators INTEGRATED CIRCUITS Dec 13

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

PCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual

EMC Considerations for DC Power Design

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

V7 6AG7 DRIVER DRIVER TUNE ALC RECT VFO TANK V3 12SK7 TONE OSC V10 12SK MHz

256-Position SPI Compatible Dual Digital Potentiometer AD5162

GR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO

L4970A 10A SWITCHING REGULATOR

Spectech. ST400 Scintillation Processor. Operating Manual

INFORMATION TECHNOLOGY SYSTEMS SPDs FOR 19 TECHNOLOGY. NET Protector Surge Arrester. Protects switches, HUBs and telecommunication

Instruction Manual. DTP Series DC Termination Panels

SVS 5V & 3V. isplsi_2032lv

I2 C Compatible Digital Potentiometers AD5241/AD5242

ide ide.sch C1-C22 0.1uF

EE247 Analog-Digital Interface Integrated Circuits

Single Event Radiation Test Report. Microsemi LX Analog Input RAD Tolerant Telemetry Controller

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

SPECTECH. ST450 Scintillation SCA. ST450-PC System. Operating Manual. Spectrum Techniques, Inc. January 2015

R5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559

user's manual nx frequency converters resolver option board opt-bc

BEFORE USE... POINTS OF CAUTION COMPONENT IDENTIFICATION INSTRUCTION MANUAL MODEL R7K4DH-1-DAC32D R7K4DH-1-DAC32D

PA50 Amplifier Operation and Maintenance Manual

Elecraft K2 Preselector Mod

S Sapling INSTALLATION MANUAL FOR FIELD SELECTABLE ANALOG CLOCKS SAA SERIES SPECIFICATIONS. advanced time and control systems

P8X32A-Q44 SchmartBoard (#27150)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics 8.02 Spring 2003 Experiment 17: RLC Circuit (modified 4/15/2003) OBJECTIVES

Maxim Integrated Products 1

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD

Laboratory 3 Measuring Capacitor Discharge with the MicroBLIP

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

ECE 241L Fundamentals of Electrical Engineering. Experiment 5 Transient Response

High Performance Driver/Comparator, Active Load on a Single Chip AD53509

Lab 5 AC Concepts and Measurements II: Capacitors and RC Time-Constant

System on a Chip. Prof. Dr. Michael Kraft

ML GHz Super Low Power Dual Modulus Prescaler

PTC04-DB Daughter Board for Melexis PTC devices. Features and Benefits. Applications. Ordering Information. Accesoires. Functional Diagram

PURPOSE: See suggested breadboard configuration on following page!

LM148 Low Power Quad 741 Operational Amplifier

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

TABLE OF CONTENTS. IC Recorder. Model No. RR-US300E. Colour (S)...Silver Type

RC Circuit (Power amplifier, Voltage Sensor)

PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce

PRIMARE A32 Power Amplifier Service Manual

AUTOMOTIVE CURRENT TRANSDUCER OPEN LOOP TECHNOLOGY HC6H 400-S/SP1

H-LCD700 Service Manual

RTAC104 AFM References in Package

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

PTC04-DB-HALL02. Daughter Board for Melexis PTC devices. Features and Benefits. Applications. Ordering Information. Accessories. 1. Functional Diagram

TABLE OF CONTENTS: PAGE 1: MAIN POWER PAGE 2: 12V SUPPLY GOLF CART MOTOR PAGE 3: ELECTRICAL CABINET PAGE 4: BRAKE/ WICKED RELAYS

Low Input Voltage, Low-Dropout 200mA Linear Regulator

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS EG64E00BCWU MODEL NO. : FOR MESSRS : EXAMINED BY : FILE NO. CAS ISSUE : OCT.

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

CHV Series Vector Control Inverter Options. Operating Instructions for Tension Control Card

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology

The Study of a Digital Equivalent Capacitor Circuit

DATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

Transcription:

Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE GLIE_ GLIE_ MIX_OUT EXT_UIO NOTEIV Noteivision.sch Waveforms.sch Master Oscillators N N NOTEIV NOTEIV PITH MO Oscillators.sch Filter LFO KEYOR_VOLTGE V and Power PITH_MO LFO_OUT VF_IN LFO_IN FILTER_ENVELOPE VF_OUT ExtudioInput V_IN V_ENVELOPE LFO.sch Filter.sch PowerV.sch Envelopes FILTER_ENVELOPE ENVELOPE_TRIG V_ENVELOPE Envelopes.sch ased on EP Wasp of Sheet: / File: Wasp0.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0

dditional decoupling caps Noise Generator Link Port onnectors 0.uF K R 0.uF IE 0 0 0.uF K R0 0.uF I 0 nf Keyboardclock R K I 0 Scan_Reset LK 0 I SN_RESET 0 I LK Reset 0 00 0 00 I I 00 I 00 00 I is 00 on original schematic etter replacement is 00. 0 SEL_ SEL_ I 00 0 I I I I I I I O O O O O O 0 Tri State Interface F E I0 0 0 LK 0 LR 0 N N N N N N0 P TRIG TRIG' P TRIG TRIG' ' ' ' ' ' ' ' ' 0 E E' E' F F' F' LINK LINK Ribbon cable from centre of board to Link Port connectors on edge of P Extra pin for shielding F' E' ' ' ' ' TRIG' LINKPWR 0 P LINK F' E' ' ' ' ' TRIG' LINKPWR Link Ports are pin Mini IN. dditional pin can be used as power supply for other devices. 0 P LINK Keyboard Multiplexer ode Generator I 0 S S S S S S S S S S0 NOTE_WRITE IF 00K R 0 NOTE_RE I0 is on original schem Replaced with 0 TRIG I pf 0 I I_Y 0 0 I I_X 0 I I_Y I_X I_Y I_X 0 0 0 I 0 I 0 I 0 I 0 I 0 R 0K dditional decoupling capacitors 0 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 00K R pf R 00K I 0 pf 00K PR0 00K R K R0 0K PR Keyboard Sense R 00K 00K R I 0 K R 00K R K I R 0 p 0 d I 0 I 0 Note_Write NOTE_WRITE p d I 0 00K R nf V_ENV_TRIG Note_Read NOTE_RE Test instructions suggest selecting value of R0 when keyboard overlay applied Small trimmer PR0 allows for adjustment Scan_Reset SN_RESET E F G0# G0 F0# F0 E0 0# 0 0# SEL_ 0 SEL_ X0 X X X Y0 Y Y Y I 0 X Y VEE I_X I_Y E # # 0 0# 0 SEL_ 0 SEL_ X0 X X X Y0 Y Y Y I 0 X Y VEE I_X I_Y # G# G F# F SEL_0 SEL_ X0 X X X Y0 Y Y Y I 0 X Y VEE I_X I_Y P 0 0# 0 0# E0 F0 F0# G0 G0# 0 0# 0 # # E F F# G G# # 0 ased on EP Wasp of Sheet: /Keyboard/ File: keyboard.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable TOUH KEYOR 0 J Grounding point to stabilise keyboard sensitivity. Use with antistatic wrist strap Rev:.0 Id: /0 E F

R0 K LFO_RMP PITH MO control uf R0 00K djust symmetry of LFO S R0 K VR 0K lin R 0 R0 K IF 0 Original uses rev log M pot timing cap is 0nF R0 is K K R0 VR M rev log Reverse Log pot gives better frequency response IE 0 0 S LFO WVE I 0 I orrectly terminate unused inverter 0 K R0 K R K PR LFO_S LFO_ 00K R R0 K LFO_RN 0 LFO WVE K R I I 0 I 0 R0 K nf I 0 K R0 I 0 0.uF PITH_MO LFO_OUT With M Pot, uf timing cap and K charging resistor LFO range is from about 0.Hz to 0Hz ased on EP Wasp of Sheet: /LFO/ File: LFO.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0

wire link M R 0 nf V Envelope Generator ENVELOPE_TRIG LK I 0 I 0 K R K R pf I 0 p d 0 I I0 0 0 0 I 0 IF M Log VR ttack I 0 K R 0 S K R HOL Hold switch mod I 0 0 K R 0K R 0 I M Log VR I 00.uF R 00K Sustain/Rep. VR 0K R 0K R R K TR VR 0K Lin Switched Sustain/Rep. VR M R TR 0.uF 0.uF 0.uF 0.uF elay Repeat VR FilterEnvelopeGate p d I0 0 uf 0 M Log ontrol (Filter) Envelope Generator elay Repeat VR M Log VR ecay R K K R 0 I 0 I VR M Log ttack 0 0 IE 0uF I 00 ased on EP Wasp of Sheet: /Envelopes/ File: Envelopes.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable R0 K 0K R R K TR V_ENVELOPE FILTER_ENVELOPE Hold switch mod With S closed, once a key is pressed, the V is held open until the S is switched off. Use a toggle or latching pushbutton here. Rev:.0 Id: /0

Filter ontroller KEYOR_VOLTGE R K R K 0nF R K LFO_IN R K R K M Lin VR LFO Filter ontrol K R K R R0 0K M Lin VR Filter Freq 0K R M Lin VR Env Filter ontrol 0K R R 00K I 00 0 0nF R K I 00 TR K R R K K R0 TR FILTER_ENVELOPE K R Filterontrol Filter Uses LM00 dual OT in place of x 00 in original dded Notch filter (add HP & P) using a spare section if I as per Juergen Haible's Wasp Filter clone R K R 00K R 00K R 00K I 0 R K Notch I 0 0nF R K HighPass andpass LowPass 0.uF 0.uF VF_IN 0 0nF R0 K pf I 0 00K R0 R K R K K R 00 Filterontrol I nf R 00K IE 0 0 R 00K R K K R R K 00 V Filterontrol I nf IF 0 LowPass Filter Mode S VF_OUT 0 V uff_in 00 I uff_out V uff_in uff_out 00 I 0nF R K 00K R VR 0K lin ased on EP Wasp of Sheet: /Filter/ File: Filter.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0

VR 0K Lin 0K R 0K R 0K R R 0K 00K R 00K R 00K R K R Master Oscillators R K IE 0 0 R 0K K R R K V I IS THR TR end PR 0K K PR VO Separation Tune trim 00nF 0K R 0 R R V Octave ividers PWR_FLG 0.uF.uF p d I 0 p d I 0 0 0pF 00nF PITH MO IF 0 dditional decoupling caps Pitch K R 0 R VR K Lin PWR_FLG PWR_FLG V I IS THR TR 0 R0 R V 0.uF R 0.uF p d I 0 p 0 d I 0 0 X0 X X X Y0 Y Y Y X Y I 0 VEE N N NOTEIV NOTEIV 0.uF 0.uF 0.uF 0pF 00nF R 0 PWR_FLG ased on EP Wasp of Sheet: /Master Oscillators/ File: Oscillators.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0

N I 0 0 I I 0 0 0 I 0 P P N I0 0 I 0 P IE 0 0 0 I N0 N 0 I0 I 0 IF 0 0 I G G 0 I 0 P P P P I 0 I 0 I0 0 0 0 I P 0 I0 I 0 0 0.uF 0 0.uF ased on EP Wasp of Sheet: /Note ecoder/ File: Noteecoder.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable 0.uF Rev:.0 Id: /0

Note ividers Glide ircuits NOTEIV 0 dditional decoupling caps LK LR L I 00 INH P P P P P P P P 0 P P P P P P P P SL ZERO 0K R PP P 0 SigIn R ZOUT I VOin IN R FOUT SFout 0 P R 0K 0K R.uF nf M Log VR 0.uF 0.uF GLIE_ NOTEIV LK LR L I 00 INH P P P P P P P P 0 P P P P P P P P P P P P P P P P SL ZERO PP P 0 SigIn R ZOUT I VOin IN P FOUT R SFout 0 M Log VR R 0K 0K R.uF 0K R 0.uF 0.uF nf GLIE_ ased on EP Wasp of Sheet: /Note ivision/ File: Noteivision.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0

GLIE_ GLIE_ P MR nf P MR p nf p I 0 d 0 I 0 d I 0 I 0 R K R K R 00K R 00K S S 00 FT 00 FT Headers for Enhanced waveform daughter P which implements a PWM modulated waveform like the one in the Gnat 0nF I0 nf M R nf I0 0nF R M p p d 0 d I 0 S R K R 0K R 0K R 0K R M I 0 FT S R K KEYOR_VOLTGE Saw Enhance P0 Enh R K FT K 0K R 0K R 0K R M R0 R Saw Enhance.nF ased on EP Wasp of Sheet: /Waveform Generators/ File: Waveforms.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable I 0 0.nF P Enh I0 0 I 0 I0 00 00 0 0nF Saw Square Saw 0.uF 0K R0 VR 0K Log.uF 0K R0 0.uF R 0K I Enhance 0K R Enhance R 0K 0.uF 0 Width M Log VR K R0 I K R 0 S OS S OS VR 0K Log VR0 0K Log EXT_UIO R or R0 may need adjusting depending on amplitude of ramp R 0K R00 0K I 0K R Rev:.0 Id: /0 0 Pulse MIX_OUT

0.uF V_IN Jasper Synth 0 EP Wasp Synthesiser lone PR 0K 00K R R 0K 00nF V Extra resistor to bias V Envelope V higher. Improves repeat and sustain. If V doesn't close fully, increase this resistor or leave out completely. K R K R0 K R K R K R attery negative is disconnected when jack inserted V_ENVELOPE 00 J V If using P battery holders Jumper the two connectors P & P K R I R 0K Uses LM00 instead of 00 K R Vout 0K Log Properly terminate unused half of 00 I attneg PwrToSwitch TT Uses Omeg Eco pots with PST switch VR0 PWR/Volume TT attery holder I P TTN P R 0 0.uF V I Power Input and Regulator LineOut N00 V I PwrToSwitch' VR0 PWR/Volume Link Pwr S Optional power over pin Link connector LINE OUT Mix to allow stereo out R K R K J LineOutT LineOutR mpin R K LINE 0K R PWRswitched LinkPwr pf mpin' 0K R Led LINKPWR 0.uF L E PWR_FLG V V Pwr Gnd Gain ypass Gain PWR_FLG.uF POWER MP I 0uF mpout MP0 VI 0 R nf VO I 0uF LSout 0.uF R.uF PhonesR 0 0.uF LSneg J V 0.uF few extra decoupling caps SP L.S. PHES V 0uF VSS External udio Input EXT UIO J K R K R 0nF Spare inverters on I to mix a stereo input and provide buffer and variable gain. If jack not plugged, ext audio input is grounded by switches on liff socket. R K I 0 00 R K V VR 00K log 00 0 R0 I 0 0 uff_in Twin shielded cable to VR Only connect signal wires to 00K log pot uff_out 00 uff_in ExtudioInput uff_out ased on EP Wasp of Sheet: /V and Power/ File: PowerV.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable 0uF ap for additional bypass filtering on LM pf cap required to stop LM oscillating at about 00kHz M P mounting holes P P P P0 P P P P Ground pin for grounding a metal control panel Rev:.0 Id: 0/0