Lecture 2. Notes. Notes. Notes. Boolean algebra and optimizing logic functions. BTF Electronics Fundamentals August 2014

Similar documents
Lecture 1. Notes. Notes. Notes. Introduction. Introduction digital logic February Bern University of Applied Sciences

Theorem/Law/Axioms Over (.) Over (+)

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

This form sometimes used in logic circuit, example:

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Possible logic functions of two variables

Why digital? Overview. Number Systems. Binary to Decimal conversion

Combinational Logic (mostly review!)

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

CHAPTER 3 LOGIC GATES & BOOLEAN ALGEBRA

Part 5: Digital Circuits

L2: Combinational Logic Design (Construction and Boolean Algebra)

Learning Objectives. Boolean Algebra. In this chapter you will learn about:

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Goals for Lecture. Binary Logic and Gates (MK 2.1) Binary Variables. Notation Examples. Logical Operations

Digital Logic Design. Combinational Logic

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

ECE/Comp Sci 352 Digital System Fundamentals Quiz # 1 Solutions

EECS Variable Logic Functions

COMP2611: Computer Organization. Introduction to Digital Logic

Digital Design 2. Logic Gates and Boolean Algebra

Working with Combinational Logic. Design example: 2x2-bit multiplier

Unit 2 Session - 6 Combinational Logic Circuits

CprE 281: Digital Logic

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Lecture 3. Title goes here 1. level Networks. Boolean Algebra and Multi-level. level. level. level. level

Electronics. Overview. Introducction to Synthetic Biology

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

L2: Combinational Logic Design (Construction and Boolean Algebra)

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

WEEK 3.1 MORE ON KARNAUGH MAPS

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Chapter 7 Combinational Logic Networks

Simplifying Logic Circuits with Karnaugh Maps

Prove that if not fat and not triangle necessarily means not green then green must be fat or triangle (or both).

ELEC Digital Logic Circuits Fall 2014 Logic Minimization (Chapter 3)

12/31/2010. Overview. 05-Boolean Algebra Part 3 Text: Unit 3, 7. DeMorgan s Law. Example. Example. DeMorgan s Law

Digital Circuit And Logic Design I. Lecture 4

CHAPTER 5 KARNAUGH MAPS

Digital Logic (2) Boolean Algebra

ELEC Digital Logic Circuits Fall 2015 Logic Minimization (Chapter 3)

Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

CMSC 313 Lecture 16 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates

ENGR 303 Introduction to Logic Design Lecture 3. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

Combinational Logic. Review of Combinational Logic 1

DIGITAL TECHNICS I. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: LOGIC SYNTHESIS

1. Name the person who developed Boolean algebra

Logic Design Combinational Circuits. Digital Computer Design

Digital Fundamentals

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Logic Gates and Boolean Algebra

211: Computer Architecture Summer 2016

Boolean Algebra, Gates and Circuits

CSE20: Discrete Mathematics for Computer Science. Lecture Unit 2: Boolan Functions, Logic Circuits, and Implication

New Students Day Activity

Combinational Logic Circuits Part II -Theoretical Foundations

Boolean Algebra and Logic Simplification

CHAPTER III BOOLEAN ALGEBRA

Week-I. Combinational Logic & Circuits

CS 226: Digital Logic Design

Logic Gate Level. Part 2

Minimization techniques

Simplify the following Boolean expressions and minimize the number of literals:

Fundamentals of Computer Systems

Chapter 7 Logic Circuits

ENG2410 Digital Design Combinational Logic Circuits

Standard Expression Forms

Logic Design I (17.341) Fall Lecture Outline

CSC258: Computer Organization. Digital Logic: Transistors and Gates

CHAPTER III BOOLEAN ALGEBRA

Chapter 5. Digital systems. 5.1 Boolean algebra Negation, conjunction and disjunction

ELCT201: DIGITAL LOGIC DESIGN

CS206 Lecture 03. Propositional Logic Proofs. Plan for Lecture 03. Axioms. Normal Forms

COSC3330 Computer Architecture Lecture 2. Combinational Logic

Logic Design. Chapter 2: Introduction to Logic Circuits

Chapter 2 Combinational logic

Chapter 2. Digital Logic Basics

CSE 140, Lecture 2 Combinational Logic CK Cheng CSE Dept. UC San Diego

Logical Design of Digital Systems

Fundamentals of Computer Systems

BOOLEAN ALGEBRA INVESTIGATIONS

Combinatorial Logic Design Principles

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

Chapter 1: Logic systems

BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Spiral 1 / Unit 5. Karnaugh Maps

Gate-Level Minimization

CHAPTER1: Digital Logic Circuits Combination Circuits

Boolean Algebra and Logic Gates Chapter 2. Topics. Boolean Algebra 9/21/10. EECE 256 Dr. Sidney Fels Steven Oldridge

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA (CONT.)

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

ﻮﻧﺭﺎﮐ ﺔﺸﻘﻧ ﺎﺑ ﻱﺯﺎﺳ ﻪﻨﻴﻬﺑ

Transcription:

Lecture 2 Electronics ndreas Electronics oolean algebra and optimizing logic functions TF322 - Electronics Fundamentals ugust 24 Exercise ndreas ern University of pplied Sciences Rev. 946f32 2. of oolean lgebra We have seen that digital logic forms an algebra; the boolean algebra s each algebra, the boolean algebra has properties, we will review them quickly and without proof Elementary properties:. = 2. += 3. = bsorbtion properties:. (+)= 2. +( )= onstant properties:. = 2. = 3. += 4. += 5. = 6. = Electronics ndreas Exercise Rev. 946f32 2.2 of oolean lgebra omplement properties:. = 2. += 3. = 4. = ommutative properties:. = 2. +=+ 3. = Distributive properties:. (+)=( )+( ) 2. +( )=(+) (+) 3. ( )=( ) ( ) ssociative properties: ( )=( ) +(+)=(+)+ ( )=( ) Electronics ndreas Exercise Rev. 946f32 2.3

Exercise Show that =, using: a) truthtable. b) oolean algebra. Solution: We know that the XOR is defined by: = Electronics ndreas a) Truthtable = =. The truthtable for the XOR. 2. We take =. 3. We see directly that =. b) oolean algebra. =. 2. We rewrite the function in it s equivalent form. 3. = +. 4. We take =. 5. = +. 6. = +. 7. =. Exercise Rev. 946f32 2.4 Exercise Show that ( ) ( ) ( ) using oolean algebra: Solution:. We start with the left function: ( ). 2. Using the definition: D E = D E+D E. 3. Hence: ( ) = +.. Now we take the right function: ( ) ( ). 2. Using the definition: D E = D E + D E. 3. Gives us: ( + ) ( + ) 4. Multiplying it out gives: + + +. 5. Hence: ( ) ( ) = + nd: + + (Hint: make a truthtable). Electronics ndreas Exercise Rev. 946f32 2.5 of oolean lgebra The theorems of ugust de Morgan (86-87): = + Electronics ndreas NND gate + = NOR gate Exercise De Morgen postulated two theorems. We can draw the gate-equivalent. The NOT gates can be merged. nd the same for the second theorem. Rev. 946f32 2.6

of De Morgan (cont.) The theorems of ugust de Morgan (86-87): = + Electronics ndreas + = The theorems of De Morgan are very important as they show: ny logic expression can be formulated with only OR and NOT ny logic expression can be formulated with only ND and NOT Exercise Rev. 946f32 2.7 of De Morgan (Example) = + + Enumerating all terms for which = (minterms) leads to a sum of 7 products! etter: Enumerate all terms for which = (maxterms) and use De Morgan Electronics ndreas Exercise Rev. 946f32 2.8 of De Morgan (Example 2) = + + ( ) ( ) ( ) ( ) ( ) ( ) + + + + + + ( ) ( ) + + + + + + ( ) + + Electronics ndreas Exercise logic equation can be formulated in the disjunct form; this form is also called sum of products logic equation can be formulated in the conjunct form; this form is also called product of sums Rev. 946f32 2.9

of De Morgan (Example 2 gate) = Electronics ndreas + + ( ) ( ) ( ) * * ( ) ( ) ( ) + + + + + + + + ( ) ( ) ( ) + + + + + + + + + + Exercise + + + + + + + + Rev. 946f32 2. Optimizing Logic Functions = + Electronics ndreas The disjunct form does not always provide the smallest equation For this simple example, it can be seen in the truth table, but what about equations with five inputs? We can use the graphic optimizing method of Karnaugh, the Karnaugh diagram y selecting all groups of 2 m s we can eliminate variables: = Exercise Rev. 946f32 2. The Karnaugh diagram Electronics ndreas nd we can continue for 4+ variables Exercise Rev. 946f32 2.2

Optimizing Logic Functions with three Variables = + Electronics ndreas Exercise We start selecting the biggest group of s (minterms) We continue until all minterms are selected Rev. 946f32 2.3 Valid Karnaugh groups What is a valid group? In the Karnaugh diagram below we have a group of four minterms. We have 2 m minterms with m=2. = + + + = ( + + + ) = ( ( + ) + ( + )) = (( + ) ( + )) = (() ()) We can put outside of the brackets; the variable is important for this group! We can also put and outside brackets. s easily can be seen: there are exactly 2 m- minterms in the area where = and the other 2 m- minterms are in the area where = Finally we play with ( + ). oth and are don t care for this group as ( + ) = and ( + ) =! Electronics ndreas Exercise Rev. 946f32 2.4 Valid Karnaugh groups Hence we have a valid group when:. The group has exactly 2 m minterms or 2 m maxterms. 2. The group has exactly m-variables don t care. variable E is don t care when:. There are exactly 2 m- minterms/maxterms from the group in the region where E=. 2. There are exactly 2 m- minterms/maxterms from the group in the region where E= (E-region). variable F influences the function when either:. ll 2 m minterms/maxterms from the group are in the region where F=. 2. ll 2 m minterms/maxterms from the group are in the region where F= (F-region). ll m-variables have to be checked for the above rules. ny violation of the above rules renders the group invalid! Electronics ndreas Exercise Rev. 946f32 2.5

Valid Karnaugh groups Homework Given the group in the Karnaugh diagram below. Electronics ndreas Exercise Is this a valid group? Rev. 946f32 2.6 Optimizing Logic Functions with four Variables = + D D = + D D We start again with the biggest groups of minterms This group is redundant, as it is included in the other two! We are done We can also start with the biggest groups of maxterms This group is redundant, as it is included in the other two! We are done Electronics ndreas Exercise Homework: Show with boolean algebra that both functions are identical; what can you observe? Rev. 946f32 2.7 Incomplete Defined Functions = + D D We start again with the biggest groups of minterms When assuming a for the don t care we can find a group of 8! We continue until all s are covered We are done In mathematics logic functions are always completely defined: for each of the input combinations the function is always either or In practice a logic function can have input combinations where we as designer do not mind the outcome: the function is defined and shows one or multiple don t cares Electronics ndreas Exercise Rev. 946f32 2.8