Efficient electron transport on helium with silicon integrated circuits

Similar documents
Single Electron Transistor (SET)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Developing Quantum Logic Gates: Spin-Resonance-Transistors

CIRCUIT QUANTUM ELECTRODYNAMICS WITH ELECTRONS ON HELIUM

Lecture Notes 2 Charge-Coupled Devices (CCDs) Part I. Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis

High Reliability Hallogic Hall- Effect Sensors OMH090, OMH3019, OMH3020, OMH3040, OMH3075, OMH3131 (B, S versions)

Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor

single-electron electron tunneling (SET)

CMOS Devices and CMOS Hybrid Devices. Array Detector Data Reduction and Problems

Choice of V t and Gate Doping Type

CMSC 33001: Novel Computing Architectures and Technologies. Lecture 06: Trapped Ion Quantum Computing. October 8, 2018

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 8. This homework is due October 26, 2015, at Noon.

Edgeless sensors for full-field X-ray imaging

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

Lecture 24. CMOS Logic Gates and Digital VLSI II

Topics to be Covered. capacitance inductance transmission lines

How we wanted to revolutionize X-ray radiography, and how we then "accidentally" discovered single-photon CMOS imaging

Hallogic Hall-Effect Sensors OH090U, OH180U, OH360U OHN3000 series, OHS3000 series OHN3100 series, OHS3100 series

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Technology Brief 9: Capacitive Sensors

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

Peter Fischer, ziti, Universität Heidelberg. Silicon Detectors & Readout Electronics

Lecture 11: Direct Imaging 1. Overview. Photoconductive Detection. Charge Coupled Devices. Outline

What is a quantum computer? Quantum Architecture. Quantum Mechanics. Quantum Superposition. Quantum Entanglement. What is a Quantum Computer (contd.

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Hallogic Hall-effect Sensors OH090U, OH180U, OH360U OHN3000 Series, OHS3000 Series OHN3100 Series, OHS3100 Series

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

CMOS Inverter. Performance Scaling

CMOS Inverter (static view)

Lecture 8. Detectors for Ionizing Particles

Monolithic N-Channel JFET Duals

Control of the fabrication process for the sensors of the CMS Silicon Strip Tracker. Anna Macchiolo. CMS Collaboration

Homework Assignment 08

The Pinned Photodiode

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

This presentation will describe my research here during SULI s summer 2012 program. My project was to fabricate nano-film capacitors.

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

CMOS Technology for Computer Architects

Monolithic N-Channel JFET Dual

Effects of Transfer Gate Spill Back in Low Light High Performances CMOS Image Sensors

Magnetic core memory (1951) cm 2 ( bit)

Supplementary Figures

Last Name _Di Tredici_ Given Name _Venere_ ID Number

Transport of Electrons on Liquid Helium across a Tunable Potential Barrier in a Point Contact-like Geometry

Prospects for Superconducting Qubits. David DiVincenzo Varenna Course CLXXXIII

MOS Transistor Properties Review

Classification of Solids

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

Beyond silicon electronics-fets with nanostructured graphene channels with high on-off ratio and highmobility

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

B. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true

Supplementary Figure 1 shows overall fabrication process and detailed illustrations are given

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Surfaces, Interfaces, and Layered Devices

Advanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications?

Capacitance of the GLAST Prototype Detectors

Semiconductor Memories

JRA3: Technology development for high-time-resolution astronomy

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate

Preamplifier in 0.5µm CMOS

QUANTUM TECHNOLOGIES: THE SECOND QUANTUM REVOLUTION* Jonathan P. Dowling

Quantum physics in quantum dots

Lecture 2, March 2, 2017

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model

MEASURING SMALL CURRENTS basic considerations Marco Sampietro

Semiconductor memories

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

Lecture 2, March 1, 2018

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

The Prospects for III-Vs

Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1

Electrical Characterization of 3D Through-Silicon-Vias

Lecture 7 MOS Capacitor

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

6.012 Electronic Devices and Circuits

Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing

Nanoelectronic Thermoelectric Energy Generation

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

Quantum Computing: From Science to Application Dr. Andreas Fuhrer Quantum technology, IBM Research - Zurich

Integrated Circuits & Systems

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

Single Electron Transistor (SET)

An Autonomous Nonvolatile Memory Latch

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

CS 152 Computer Architecture and Engineering

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

Junction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006

!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$0#%#'/(1+,%&'.,',+,(&$+2#'3*24'5.' 6758!9&!

Switched Capacitor: Sampled Data Systems

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Exam 2 Fall How does the total propagation delay (T HL +T LH ) for an inverter sized for equal

Carbon based Nanoscale Electronics

EE371 - Advanced VLSI Circuit Design

The effect of surface conductance on lateral gated quantum devices in Si/SiGe heterostructures

Transcription:

Efficient electron transport on helium with silicon integrated circuits - - + - - Forrest Bradbury 1 and Maika Takita 1, Kevin Eng 2, Tom M Gurrieri 2, Kathy J Wilkel 2, Stephen A Lyon 1 1 Princeton University 2 Sandia National Laboratories

Electron spins on helium are low density, but independent, flexible, and mobile: the Quantum Information American Dream

Electron spins on helium are low density, but independent, flexible, and mobile: Stationary qubits necessitate continual SWAP operations on neighboring qubits for information propagation Mobile qubits obviate this extra requirement Mobile electron spins in silicon are so far the best, but their coherence is limited by the Rashba interaction to T 2 = 3 µs Electron spins on helium expected T 2 > 100 seconds

Transport enabled computation Memory registers... Interaction Post Dot Single charge detection

1 2 3 1 3 twiddle sense door 3um He 2um Twiddle Sensing SiO 2 3um ~ ~ 3 twiddle sense door Plate 1 3 1 2 3 Plate HEMT Preamp at 1.5 K

1 2 3 1 3 twiddle sense door 3um He 2um Twiddle Sensing SiO 2 3um ~ ~ 3 twiddle sense door Plate 1 3 1 2 3 Plate HEMT Preamp at 1.5 K

1 2 3 1 3 twiddle sense door 3um He 2um Twiddle Sensing SiO 2 3um ~ ~ 3 twiddle sense door Plate 1 3 1 2 3 Plate HEMT Preamp at 1.5 K

Twiddle Sensor: Potential Simulations Top metal plane held at -3V Twiddling right: Φ3 Twiddle Sense Door Plate1-400mV -80mV 0mV -320mV -400mV Twiddling left: Φ3 Twiddle Sense Door Plate1-400mV +80mV 0mV -480mV -400mV Electrical potential in volts at the helium surface above the channels

Calibration Twiddle Sensing Results Voltage signal is converted to number of electrons per channel via gain calibration of the amplification circuit and capacitance estimate of the sense line + HEMT input. This predicts the observed signal saturation where detector is no longer linear. Linearity

Calibration Twiddle Sensing Results Voltage signal is converted to number of electrons per channel via gain calibration of the amplification circuit and capacitance estimate of the sense line + HEMT input. This predicts the observed signal saturation where detector is no longer linear. Linearity Twiddle Sensing Sensitivity Noise in silicon samples ~ 360 electrons per Hz ½ with 120 parallel channels ~ 3 electrons per channel per Hz ½

Twiddle Sensing Results Twiddle Sensing Sensitivity Noise in silicon samples Electrons per Channel Quantization Measurements ~ 360 electrons per Hz ½ with 120 parallel channels ~ 3 electrons per channel per Hz ½ Electron turnstile for confinement Lower temperature

Twiddle Sensing with On-chip Amplification Better sensing by proximity: With HEMT preamp, ~2 pf With on-chip FET, ~0.02 pf Induced voltage is 100x 13.5 µm

Multi-Project Wafer from Sandia CMOS7 Process

Potential Energy 3-phase CCD Potential Underlying gates Helium electron - +

Device structure 120 horizontal channels Measurement gates for electron detection Right and Left Memory Cell Gates Vccd2 Vccd3 twiddle sense door

Horizontal CCD Loading: Photoemit electrons on plates Load them to pixels by opening the door plate Clocking Sequence 10 pixel to the left 10 pixel back to the right door sense twiddle

# of electrons per channel Horizontal Clocking Efficiency Clock (pixel) rate = 240kHz pixels transferred No measurable loss after 10 9 cycles!

Vertical channel CCD Vertical Clocking Efficiency Cornering Efficiency Distribution of electrons in horizontal channels

Vertical channel CCD

Vertical channel CCD

Vertical channel CCD

Vertical channel CCD Distribution of electrons in horizontal channels

Vertical channel CCD Channel N+60 each packet of electrons travels up and down 60 channels C-cycling Demonstrates vertical channel CCD cornering efficiency 2D control Channel N

# of electrons per channel Vertical CCD Cornering 2D control Vertical channel CCD Channel 61 pixels transferred One packet of electrons travels between Channel occupancy after C-Cycle Channel 1 # of channels moved

Conclusion Electron detection with twiddle gate Unprecedented reliability of a Charge Coupled Device -Essentially a perfect Electron Transfer Efficiency 5 clock lines for full control -2D Scalability: Move anywhere in our ~5000 position gate & channel array Si-Processing -First, non-optimized design with standard silicon processing -Possibilities for on-chip amplification