Low Voltage 2-1 Mux, Level Translator ADG3232

Similar documents
onlinecomponents.com

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633

Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

SGM7SZ00 Small Logic Two-Input NAND Gate

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)

Obsolete Product(s) - Obsolete Product(s)

M74HC20TTR DUAL 4-INPUT NAND GATE

AG726/AG732 SPECIFICATIONS ( = V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SW

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

M74HCT688TTR 8 BIT EQUALITY COMPARATOR

SGM7SZ32 Small Logic Two-Input OR Gate

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s)

2 Input NAND Gate L74VHC1G00

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Obsolete Product(s) - Obsolete Product(s)

74ACT825 8-Bit D-Type Flip-Flop

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

M74HC147TTR 10 TO 4 LINE PRIORITY ENCODER

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

1 pc Charge Injection, 100 pa Leakage, CMOS 5 V/+5 V/+3 V Quad SPST Switches ADG611/ADG612/ADG613

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

SGM7SZ08 Small Logic Two-Input AND Gate

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC151 8-Channel Digital Multiplexer

MM74HC154 4-to-16 Line Decoder

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4028BC BCD-to-Decimal Decoder

MM74HC157 Quad 2-Input Multiplexer

MM74HC573 3-STATE Octal D-Type Latch

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

The 74HC21 provide the 4-input AND function.

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

CD54/74AC153, CD54/74ACT153

MM74HC373 3-STATE Octal D-Type Latch

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4021BC 8-Stage Static Shift Register

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

MM74HC139 Dual 2-To-4 Line Decoder

CD54HC11, CD74HC11, CD54HCT11, CD74HCT11

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HCT08 Quad 2-Input AND Gate

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

2-input EXCLUSIVE-OR gate

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74HCT138 3-to-8 Line Decoder

MM74HC00 Quad 2-Input NAND Gate

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

MM74HC244 Octal 3-STATE Buffer

Obsolete Product(s) - Obsolete Product(s)

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

74AC08 74ACT08 Quad 2-Input AND Gate

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

MM74HC373 3-STATE Octal D-Type Latch

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD54/74HC164, CD54/74HCT164

MM74HC138 3-to-8 Line Decoder

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

UNISONIC TECHNOLOGIES CO., LTD U74HC164

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

74VHC00 Quad 2-Input NAND Gate

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

MM74HC08 Quad 2-Input AND Gate

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK

54AC32 Quad 2-Input OR Gate

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD74HC151, CD74HCT151

onlinecomponents.com

HCF4532B 8-BIT PRIORITY ENCODER

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

MM74HC32 Quad 2-Input OR Gate

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD

CD54/74HC151, CD54/74HCT151

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

CD54/74HC393, CD54/74HCT393

74AC153 74ACT153 Dual 4-Input Multiplexer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

The 74LVC1G02 provides the single 2-input NOR function.

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

8-bit binary counter with output register; 3-state

USB1T20 Universal Serial Bus Transceiver

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Transcription:

Low Voltage 2-1 Mux, Level Translator ADG3232 FEATURES Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 8-Lead SOT-23 Package Short Circuit Protection LVTTL/CMOS Compatible Inputs APPLICATIONS Level Translation Low Voltage ASIC Translation Low Voltage Clock Switching Serial Interface Translation FUNCTIONAL BLOCK DIAGRAM GERAL DESCRIPTION The ADG3232 is a level translator 2-1 mux designed on a submicron process and operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates low voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may flow only from A to Y. This type of device may be used in applications requiring communication between devices operating from different supply levels. The level translator mux is packaged in one of the smallest footprints available for its pin count. The 8-lead SOT-23 package requires only 8.26 mm 8.26 mm of board space. PRODUCT HIGHLIGHTS 1. Bidirectional level translation matches any voltage level from 1.65 V to 3.6 V. 2. The device offers high performance and is fully guaranteed across the supply range. 3. Short circuit protection. 4. Tiny SOT-23 package. Table I. Truth Table L H Function A1 Y A2 Y Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 2003 Analog Devices, Inc. All rights reserved.

SPECIFICATIONS 1 (V CC1 = V CC2 = 1.65 V to 3.6 V, GND = 0 V. All specifications T MIN to T MAX, unless otherwise noted.) Parameter Symbol Conditions Min Typ 2 Max Unit LOGIC INPUTS/OUTPUTS 3 Input High Voltage 4 V IH V CC1 = 3.0 V to 3.6 V 1.35 V V IH V CC1 = 2.3 V to 2.7 V 1.35 V V IH V CC1 = 1.65 V to 1.95 V 0.65 V CC V Input Low Voltage 4 V IL V CC1 = 3.0 V to 3.6 V 0.80 V V IL V CC1 = 2.3 V to 2.7 V 0.70 V V IL V CC1 = 1.65 V to 1.95 V 0.35 V CC V Output High Voltage V OH I OH = 100 ma, V CC2 = 3.0 V to 3.6 V 2.4 V V CC2 = 2.3 V to 2.7 V 2.0 V V CC2 = 1.65 V to 1.95 V V CC 0.45 V I OH = 4 ma, V CC2 = 2.3 V to 2.7 V 2.0 V V CC2 = 1.65 V to 1.95 V V CC 0.45 V I OH = 8 ma, V CC2 = 3.0 V to 3.6 V 2.4 V Output Low Voltage V OL I OH = +100 ma, V CC2 = 3.0 V to 3.6 V 0.40 V V CC2 = 2.3 V to 2.7 V 0.40 V V CC2 = 1.65 V to 1.95 V 0.45 V I OH = +4 ma, V CC2 = 2.3 V to 2.7 V 0.40 V V CC2 = 1.65 V to 1.95 V 0.45 V I OH = +8 ma, V CC2 = 3.0 V to 3.6 V 0.40 V SWITCHING CHARACTERISTICS 4, 5 Propagation Delay, t PD A1 to Y t PHL, t PLH 3.3 V ± 0.3 V, C L = 30 pf, V T = V CC /2 4 6.5 ns A2 to Y t PHL, t PLH 3.3 V ± 0.3 V, C L = 30 pf, V T = V CC /2 3.5 5.4 ns A1 to Y t PHL, t PLH 2.5 V ± 0.2 V, C L = 30 pf, V T = V CC /2 5 7.2 ns A2 to Y t PHL, t PLH 2.5 V ± 0.2 V, C L = 30 pf, V T = V CC /2 4.5 6.5 ns A1 to Y t PHL, t PLH 1.8 V ± 0.15 V, C L = 30 pf, V T = V CC /2 6.5 10.25 ns A2 to Y t PHL, t PLH 1.8 V ± 0.15 V, C L = 30 pf, V T = V CC /2 6.5 10 ns ABLE Time to Y t 3.3 V ± 0.3 V, C L = 30 pf, V T = V CC /2 4.5 6.5 ns DISABLE Time to Y t DIS 3.3 V ± 0.3 V, C L = 30 pf, V T = V CC /2 4 6.5 ns ABLE Time to Y t 2.5 V ± 0.2 V, C L = 30 pf, V T = V CC /2 5 7.7 ns DISABLE Time to Y t DIS 2.5 V ± 0.2 V, C L = 30 pf, V T = V CC /2 4.8 7.2 ns ABLE Time to Y t 1.8 V ± 0.15 V, C L = 30 pf, V T = V CC /2 7 12 ns DISABLE Time to Y t DIS 1.8 V ± 0.15 V, C L = 30 pf, V T = V CC /2 6.5 10.5 ns Input Leakage Current I I 0 V IN 3.6 V ±1 µa Output Leakage Current I O 0 V IN 3.6 V ±1 µa POWER REQUIREMTS Power Supply Voltages V CC1 1.65 3.6 V V CC2 1.65 3.6 V Quiescent Power Supply Current I CC1 Digital Inputs = 0 V or V CC 2 µa I CC2 Digital Inputs = 0 V or V CC 2 µa Increase in I CC per Input I CC12 V CC = 3.6 V, One Input at 3.0 V; Others at V CC or GND 0.75 µa NOTES 1 Temperature range is as follows: B Version, 40 C to +85 C. 2 All typical values are at V CC1 = V CC2, T A = 25 C, unless otherwise stated. 3 V IL and V IH levels are specified with respect to V CC1 ; V OH and V OL levels are with respect to V CC2. 4 Guaranteed by design, not subject to production test. 5 See Test Circuits and Waveforms. Specifications subject to change without notice. 2

ABSOLUTE MAXIMUM RATINGS* (T A = 25 C, unless otherwise noted.) V CC to GND.......................... 0.3 V to +4.6 V A1, Input Voltage.................... 0.3 V to +4.6 V A2......................... 0.3 V to V CC1 to +0.3 V DC Output Current........................... 25 ma Operating Temperature Range Industrial (B Version)................ 40 C to +85 C Storage Temperature Range............. 65 C to +150 C Junction Temperature.......................... 150 C 8-Lead SOT-23 JA Thermal Impedance..................... 211 C/W Lead Temperature, Soldering (10 sec)............... 300 C IR Reflow, Peak Temperature (<20 sec).............. 235 C *Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time. PIN CONFIGURATION CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3232 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. ORDERING GUIDE Model Temperature Range Package Description Package Option Branding ADG3232BRJ-REEL 40 C to +85 C SOT-23 RJ-8 W3B ADG3232BRJ-REEL7 40 C to +85 C SOT-23 RJ-8 W3B Pin No. Mnemonic Description PIN FUNCTION DESCRIPTIONS 1 V CC1 Supply Voltage 1 can be any supply voltage from 1.65 V to 3.6 V. 2 A1 Input Referred to V CC1. 3 A2 Input Referred to V CC1. 4 Active Low Device Enable. When low, bypass mode is enabled; when high, the device is in normal mode. 5 GND Device Ground Pin. 6 Y Output Referred to V CC2. 7 NC Not Internally Connected. 8 V CC2 Supply Voltage 2 can be any supply voltage from 1.65 V to 3.6 V. 3

Typical Performance Characteristics TPC 1. I CC1 vs. V CC1 TPC 2. I CC2 vs. V CC2 TPC 3. I CC1 vs. Temperature I CC1 A 2000 1800 1600 1400 1200 1000 800 600 400 200 T A = 25C V CC1 = V CC2 = 3.3V V CC1 = V CC2 = 1.8V I CC1 A 80 70 60 50 40 30 20 10 T A = 25C V CC1 = V CC2 = 3.3V V CC1 = V CC2 = 1.8V 0 10k 100k 1M 10M FREQUCY Hz 100M 0 10k 100k 1M 10M FREQUCY Hz 100M TPC 4. I CC2 vs. Temperature TPC 5. I CC1 vs. Frequency, A1 Y TPC 6. I CC1 vs. Frequency, A2 Y 2000 1800 T A = 25C 2000 1800 T A = 25C I CC2 A 1600 1400 1200 1000 800 600 400 V CC1 = V CC2 = 3.3V V CC1 = V CC2 = 1.8V 200 0 10k 100k 1M 10M FREQUCY Hz 100M I CC2 A 1600 V CC1 = V CC2 = 3.3V 1400 1200 1000 800 600 V CC1 = V CC2 = 1.8V 400 200 0 10k 100k 1M 10M FREQUCY Hz 100M TPC 7. I CC2 vs. Frequency, A1 Y TPC 8. I CC2 vs. Frequency, A2 Y TPC 9. Enable, Disable Time vs. Supply 4

TPC 10. Enable, Disable Time vs. Temperature TPC 11. Rise/Fall Time vs. Capacitive Load, A1/A2 Y TPC 12. Rise/Fall Time vs. Capacitive Load, A1/A2 Y TPC 13. Propagation Delay vs. Capacitive Load, A2 Y TPC 14. Propagation Delay vs. Capacitive Load, A1 Y TPC 15. Propagation Delay vs. Supply TPC 16. Propagation Delay vs. Supply, A1 Y TPC 17. Propagation Delay vs. Temperature TPC 18. Propagation Delay vs. Temperature, A1 Y 5

= 3 2 A1 1.8V Y 3.3V 1 T A = 25C DATA RATE = 10MHz TPC 19. Input/Output V CC1 = 3.3 V, V CC2 = 1.8 V TPC 22. Input/Output V CC1 = 3.3 V, V CC2 = 1.8 V T A = 25C DATA RATE = 10MHz A1 3.3V 3 2 Y 1.8V TPC 20. Input/Output V CC1 = 1.8 V, V CC2 = 3.3 V TPC 23. Y Sink and Source Current TPC 21. Input/Output V CC1 = 1.8 V, V CC2 = 3.3 V 6

TEST CIRCUITS V CC1 INPUT V T 0V t t PHL PLH V OH OUTPUT V L V OL Figure 1. Propagation Delay V CC1 V T 0V t t DIS V CC1 A1 0V V CC1 A2 0V V OH Y2 V T V T V OL Figure 2. Enable and Disable Times DESCRIPTION The ADG3232 is a mux level translating device designed on a submicron process that operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates lower voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may only flow from A to Y. A1 and Input The A1 and enable () inputs have V IL /V IH logic levels so that the part can accept logic levels of V OL /V OH independent of the value of the supply being used. Both these inputs (A1 and ) are capable of accepting inputs outside the V CC1 supply range. There are no internal diodes to the supply rails on these pins, so they can handle inputs above the supply but inside the absolute maximum ratings. Operation Figure 3 shows the ADG3232 in a typical application; the signal paths are from A1 or A2 to Y. The device will level translate the signal applied to A1/A2 from a V CC1 logic level (this level translation can be either to a higher or a lower supply) and route the signal to the Y output, which will have standard V OL /V OH levels for V CC2 supplies. The supplies in Figure 3 may be any combination of supplies, e.g., V CC1 and V CC2 may be anywhere in the 1.65 V to 3.6 V range. Figure 3. Typical Operation of the ADG3232 Level Translating Switch 7

OUTLINE DIMSIONS 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8) Dimensions shown in millimeters 2.90 BSC 1.60 BSC 1.30 1.15 0.90 PIN 1 8 7 6 1 2 3 1.95 BSC 5 4 2.80 BSC 0.65 BSC C03299 0 7/03(A) 0.15 MAX 0.38 0.22 1.45 MAX 0.22 0.08 SEATING PLANE 8 4 0 0.60 0.45 0.30 COMPLIANT TO JEDEC STANDARDS MO-178BA Revision History Location Page 7/03 Data Sheet changed from REV. 0 to. Change to PIN FUNCTION DESCRIPTIONS................................................................ 3 8