Karnaugh Maps (K-Maps)

Similar documents
Digital Logic & Computer Design CS Professor Dan Moldovan Spring 2010

Digital Logic & Computer Design CS Professor Dan Moldovan Spring Copyright 2007 Elsevier 2-<101>

CPE100: Digital Logic Design I

Chapter 2. Introduction. Chapter 2 :: Topics. Circuits. Nodes. Circuit elements. Introduction

COSC3330 Computer Architecture Lecture 2. Combinational Logic

211: Computer Architecture Summer 2016

This form sometimes used in logic circuit, example:

Unit 2 Session - 6 Combinational Logic Circuits

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Karnaugh Map & Boolean Expression Simplification

Logic Design Combinational Circuits. Digital Computer Design

CSE140: Components and Design Techniques for Digital Systems. Logic minimization algorithm summary. Instructor: Mohsen Imani UC San Diego

UNIT 5 KARNAUGH MAPS Spring 2011

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Karnaugh Maps Objectives

CPE100: Digital Logic Design I

ECE 2300 Digital Logic & Computer Organization

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Chapter 2 Combinational Logic Circuits

Working with Combinational Logic. Design example: 2x2-bit multiplier

Slide Set 6. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

ENG2410 Digital Design Combinational Logic Circuits

Lecture 2 Review on Digital Logic (Part 1)

Review for Test 1 : Ch1 5

Gate-Level Minimization

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Week-I. Combinational Logic & Circuits

Chap 2. Combinational Logic Circuits

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

CHAPTER 5 KARNAUGH MAPS

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

CHAPTER III BOOLEAN ALGEBRA

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

CMSC 313 Lecture 19 Combinational Logic Components Programmable Logic Arrays Karnaugh Maps

Combinational Logic. Review of Combinational Logic 1

Simplifying Logic Circuits with Karnaugh Maps

Digital Logic Design. Combinational Logic

MODULAR CIRCUITS CHAPTER 7

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Digital Logic Appendix A

Minimization techniques

ELCT201: DIGITAL LOGIC DESIGN

Lecture 7: Karnaugh Map, Don t Cares

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Prove that if not fat and not triangle necessarily means not green then green must be fat or triangle (or both).

CMSC 313 Lecture 19 Homework 4 Questions Combinational Logic Components Programmable Logic Arrays Introduction to Circuit Simplification

Optimizations and Tradeoffs. Combinational Logic Optimization

CHAPTER III BOOLEAN ALGEBRA

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

ELC224C. Karnaugh Maps

Administrative Notes. Chapter 2 <9>

Contents. Chapter 3 Combinational Circuits Page 1 of 36

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

Possible logic functions of two variables

Boolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra

Unit 3 Session - 9 Data-Processing Circuits

MC9211 Computer Organization

Systems I: Computer Organization and Architecture

Midterm1 Review. Jan 24 Armita

Chapter 2. Digital Logic Basics

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

Logic Design I (17.341) Fall Lecture Outline

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Combinational Logic Circuits Part II -Theoretical Foundations

Spiral 1 / Unit 5. Karnaugh Maps

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Chapter 4 Optimized Implementation of Logic Functions

Practice Final Exam Solutions

Logic. Combinational. inputs. outputs. the result. system can

Combinational Logic. By : Ali Mustafa

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

WEEK 3.1 MORE ON KARNAUGH MAPS

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

CSE 140: Components and Design Techniques for Digital Systems

Chapter 2 Combinational Logic Circuits

NAND3_X1. Page 104 of 969

CSE 140 Midterm I - Solution

Numbers & Arithmetic. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. See: P&H Chapter , 3.2, C.5 C.

Lecture 4: Four Input K-Maps

DIGITAL ELECTRONICS & it0203 Semester 3

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Overview. Arithmetic circuits. Binary half adder. Binary full adder. Last lecture PLDs ROMs Tristates Design examples

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

EECS Variable Logic Functions

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Digital Logic

CS470: Computer Architecture. AMD Quad Core

Chapter 7 Logic Circuits

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Chapter 3. Boolean Algebra. (continued)

Why digital? Overview. Number Systems. Binary to Decimal conversion

Simlification of Switching Functions

CHAPTER1: Digital Logic Circuits Combination Circuits

Transcription:

Karnaugh Maps (K-Maps) Boolean expressions can be minimized by combining terms P + P = P K-maps minimize equations graphically Put terms to combine close to one another B C C B B C BC BC BC BC BC BC BC BC = BC + BC = B(C + C ) Chapter 2 <4>

K-Map Circle s in adjacent squares In Boolean expression, include only literals whose true and complement form are not in the circle B C C B = B C not included because both C and C included in circle Chapter 2 <4>

3-Input K-Map B C BC BC BC BC BC BC BC BC Truth Table B C K-Map B C Chapter 2 <42>

K-Map Definitions Complement: variable with a bar over it, B, C Literal: variable or its complement,, B, B, C, C Implicant: product of literals BC, C, BC Prime implicant: implicant corresponding to the largest circle in a K-map Chapter 2 <43>

K-Map Rules Every must be circled at least once Each circle must span a power of 2 (i.e., 2, 4) squares in each direction Each circle must be as large as possible circle may wrap around the edges don't care () is circled only if it helps minimize the equation Chapter 2 <44>

4-Input K-Map B C D B CD Chapter 2 <45>

4-Input K-Map B C D B CD Chapter 2 <46>

4-Input K-Map B C D CD B = C + BD + BC + BD Chapter 2 <47>

K-Maps with Don t Cares B C D B CD Chapter 2 <48>

K-Maps with Don t Cares B C D B CD Chapter 2 <49>

K-Maps with Don t Cares B C D B CD = + BD + C Chapter 2 <5>

4-Input K-Map: POS & SOP Form B C D B CD Chapter 2 <5>

4-Input K-Map: POS Form B C D CD B = C + BD + BC + BD Chapter 2 <52>

4-Input K-Map: SOP Form B C D B CD Chapter 2 <53>

Canonical POS Expansion dd literal/complement terms to reverse simplification ( expand literal) Example = C = C + = C + (C + ) = [ C + + BB](C + ) = C + + B C + + B C + Chapter 2 <54>

Combinational Building Blocks Multiplexers Decoders Chapter 2 <55>

Multiplexer (Mux) Selects between one of N inputs to connect to output log 2 N-bit required to select input control input S Example: 2: Mux (2 inputs to output) N = 2 log 2 2 = control bit required S D D D D S S D D Chapter 2 <56>

Multiplexer Implementations Logic gates Sum-of-products form D D S Tristates For an N-input mux, use N tristates Turn on exactly one to select the appropriate input S = D S + D S D D D S D Chapter 2 <57> 2-<57>

Logic using Multiplexers Using the mux as a lookup table Zero outputs tied to GND One output tied to VDD B = B B Chapter 2 <58>

Logic using Multiplexers Reducing the size of the mux = B B B B Chapter 2 <59>

Decoders N inputs, 2 N outputs One-hot outputs: only one output HIGH at once Example 2:4 Decoder (2 inputs to 4 outputs) i decimal value selects the corresponding output 2:4 Decoder 3 2 3 2 Chapter 2 <6>

Decoder Implementation 3 2 Chapter 2 <6>

Logic Using Decoders OR minterms B 2:4 Decoder Minterm B B B B = B + B = B NOR function Chapter 2 <62>

Timing Delay between input change and output changing delay Time How to build fast circuits? Chapter 2 <63>

Propagation & Contamination Delay Propagation delay: t pd = max delay from input to final output Contamination delay: t cd = min delay from input to initial output change t pd Note: Timing diagram shows a signal with a high and low and transition time as an. Cross hatch indicates unknown/changing values t cd Time Chapter 2 <64>

Propagation & Contamination Delay Delay is caused by Capacitance and resistance in a circuit Speed of light limitation Reasons why t pd and t cd may be different: Different rising and falling delays Multiple inputs and outputs, some of which are faster than others Circuits slow down when hot and speed up when cold Chapter 2 <65>

Critical (Long) & Short Paths Critical Path B C D n Short Path n2 Critical (Long) Path: t pd = 2t pd_nd + t pd_or Short Path: t cd = t cd_nd Chapter 2 <66>

Glitches When a single input change causes an output to change multiple times Chapter 2 <67>

Glitch Example What happens when =, C =, B falls? B C C B = B + BC Chapter 2 <68>

Glitch Example (cont.) = B = C = Critical Path n n2 = Short Path B n2 n Note: n is slower than n2 because of the extra inverter for B to go through glitch Time Chapter 2 <69>

Fixing the Glitch C B Consensus term C = B + BC + C = B = = C = Chapter 2 <7>

Why Understand Glitches? Glitches shouldn t cause problems because of synchronous design conventions (see Chapter 3) It s important to recognize a glitch: in simulations or on oscilloscope Can t get rid of all glitches simultaneous transitions on multiple inputs can also cause glitches Chapter 2 <7>