ECE251 VLSI System Design Spring Homework 1. Jinfeng Liu

Similar documents
ECE251. VLSI System Design

Topic 4. The CMOS Inverter

Chapter 9. Estimating circuit speed. 9.1 Counting gate delays

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Lecture 7: SPICE Simulation

Very Large Scale Integration (VLSI)

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Integrated Circuits & Systems

THE INVERTER. Inverter

EE115C Digital Electronic Circuits Homework #4

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Elad Alon Homework #2 EECS141 Due Thursday, September 9, 5pm, box in 240 Cory

Digital Integrated Circuits

CMPEN 411 VLSI Digital Circuits Spring 2012

Lecture 12 CMOS Delay & Transient Response

EEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECE321 Electronics I

The Physical Structure (NMOS)

MOSFET and CMOS Gate. Copy Right by Wentai Liu

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Dynamic operation 20

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 4: DC & Transient Response

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

Circuit A. Circuit B

Next, we check the race condition to see if the circuit will work properly. Note that the minimum logic delay is a single sum.

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EEE 421 VLSI Circuits

Announcements. EE141- Spring 2003 Lecture 8. Power Inverter Chain

Analog Simulation. Digital simulation. Analog simulation. discrete values. discrete timing. continuous values. continuous timing

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

Lecture 5: DC & Transient Response

Lecture 6: DC & Transient Response

Homework Assignment #5 EE 477 Spring 2017 Professor Parker

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE115C Digital Electronic Circuits Homework #6

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

Pluging in values for the parameters from table 6.1 we obtain switching resistance,

Lecture 7 Circuit Delay, Area and Power

Integrated Circuits & Systems

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

EE5780 Advanced VLSI CAD

Practice 7: CMOS Capacitance

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

ENEE 359a Digital VLSI Design

Lecture 5: DC & Transient Response

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

PURPOSE: See suggested breadboard configuration on following page!

EE 434 Lecture 33. Logic Design

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.

EECS 141: FALL 05 MIDTERM 1

9/18/2008 GMU, ECE 680 Physical VLSI Design

Homework Assignment #3 EE 477 Spring 2017 Professor Parker , -.. = 1.8 -, 345 = 0 -

Name: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

EE115C Digital Electronic Circuits Homework #5

have followed. Submit the necessary plots showing the trade-off between propagation delays and transistor widths.

EE141Microelettronica. CMOS Logic

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Power Consumption in CMOS CONCORDIA VLSI DESIGN LAB

Interconnects. Introduction

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Lecture 8-1. Low Power Design

EE213, Spr 2017 HW#3 Due: May 17 th, in class. Figure 1

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1

Section 4. Nonlinear Circuits

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: 1st Order RC Delay Models. Review: Two-Input NOR Gate (NOR2)

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Sample-and-Holds David Johns and Ken Martin University of Toronto

MOSFET: Introduction

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

ECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Chapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter

EE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

EEC 118 Lecture #16: Manufacturability. Rajeevan Amirtharajah University of California, Davis

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]

Interconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003

COMP 103. Lecture 16. Dynamic Logic

Delay Modelling Improvement for Low Voltage Applications

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

VLSI Design, Fall Logical Effort. Jacob Abraham

Lecture 14 - Digital Circuits (III) CMOS. April 1, 2003

CMOS logic gates. João Canas Ferreira. March University of Porto Faculty of Engineering

Integrated Circuits & Systems

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

3-Coefficient FIR Filter Chip. Nick Bodnaruk and Carrie Chung. April 11, 2001

Advanced Current Mirrors and Opamps

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Transcription:

ECE251 VLSI System Design Spring 2000 Homework 1 Jinfeng Liu 65547013 05/27/2000

Problem 1: Procedure of solutions 1. Determine β n β n = An * C L / t df Ar = 1 2n (1 n) ln (2(1 n) V 0) 0) Vdd(1 n) V [ ] Given t df = 1.5ns, C L = 4pF, V dd = 3.3v, n = 0.1, V0 = 0.5 β n = 1.057 e10-3 2. Determine W/L β n = µ ε/t ox * (W/L) In example of text book, (µ ε/t ox ) = 88.5 ua/v 2 for ntransistor (1u technology). Assume this value can approximately vary from 30 100 ua/v 2, then the range of W/L is about 10 30. To make sure the timing constraint is satisfied, larger (W/L) is chosen. 3. Layout design Since both transistors are quite large, I intend to make them in a relatively compact area. I have W/L = 44.5 for ntransistor and W/L=105.5 for ptransistor. Larger W/L will make shorter delay time, but power consumption is also going higher. Here are the screen shot and postscript file generated by Magic.

4. Simulation a. Irsim simulation The circuit is logically correct. (using HP35.PRM file). b. Spice simulation Load capacitor CL = 4PF is added between output and GND. The (W/L) value is extracted as W=89, L=2 for ntransistor and W=209, L=2 for ptransistor. Power consumption and switching transition analysis are made. * HSPICE file created from inv.ext - technology: scmos.lib '/users/kurdahi2/hspice/c10_rev6.1_hsp/hsp_dist/libs/hsp_nom_lib' N.LIB '/users/kurdahi2/hspice/c10_rev6.1_hsp/hsp_dist/libs/hsp_nom_lib' P.option scale=0.2u VCC Vdd GND DC 3.3 Vin in GND PULSE 0 3.3 1NS 0.1NS 0.1NS 6NS 12NS m0 out in Gnd Gnd n w=89 l=2 + ad=292 pd=102 as=458 ps=194 m1 out in Vdd Vdd p w=209 l=2 + ad=532 pd=222 as=848 ps=374 C0 out Gnd 4pf.TRAN 0.05NS 12NS.PRINT POWER.MEASURE TRAN avg_power AVG POWER from 0ns to 12ns.MEASURE TRAN max_power MAX POWER from 0ns to 12ns.MEASURE tdr TRIG V(in) VAL=1.65 FALL=1 TARG V(out) VAL=1.65 RISE=1.MEASURE tdf TRIG V(in) VAL=1.65 RISE=1 TARG V(out) VAL=1.65 FALL=1.MEASURE TRAN tr TRIG V(out) VAL=0.33 RISE=1 TARG V(out) VAL=2.97 RISE=1.MEASURE TRAN tf TRIG V(out) VAL=2.97 FALL=1 TARG V(out) VAL=0.33 FALL=1.OPTION POST = 2.END ** hspice subcircuit dictionary

i. Switching characteristics Spice output for delay: tdr= 7.2127E-10 targ= 7.8713E-09 trig= 7.1500E-09 tdf= 7.3504E-10 targ= 1.7850E-09 trig= 1.0500E-09 tr= 1.5700E-09 targ= 8.8786E-09 trig= 7.3086E-09 tf= 1.3639E-09 targ= 2.5826E-09 trig= 1.2187E-09 Tdrise = 0.721 ns Tdfall = 0.735 ns Delay time (Tdrise + Tdfall)/2 = 0.729 ns Rise time = 1.57 ns Fall time = 1.36 ns The timing requirement is satisfied. ii. Power consumption

Spice output: avg_power= 3.7925E-03 from= 0.0000E+00 to= 1.2000E-08 max_power= 3.3332E-02 at= 7.2152E-09 from= 0.0000E+00 to= 1.2000E-08 Average power = 3.79 mw Peak Power = 33.3 mw The power consumption is quite high because of low resistance. Problem 2 1. Layout design Use W=8, L=2 for ptransistror; W=4, L=2 for ntransistor. Five invertors are chained with the output of the last inverter looped back to input.

2. Spice simulation: a. Spice file is shown. Some capacitors are generated due to the wire capacitance. This will cause extra wire delay that will increase the period of oscillation. Analysis to power consumption is made. * HSPICE file created from osc.ext - technology: scmos.lib '/users/kurdahi2/hspice/c10_rev6.1_hsp/hsp_dist/libs/hsp_nom_lib' N.LIB '/users/kurdahi2/hspice/c10_rev6.1_hsp/hsp_dist/libs/hsp_nom_lib' P.option scale=0.2u VCC Vdd GND DC 3.3.IC V(out)=0 m0 a_2_n39 out Vdd Vdd p w=8 l=2 + ad=40 pd=26 as=200 ps=130 m1 a_18_n39 a_2_n39 Vdd Vdd p w=8 l=2 + ad=40 pd=26 as=0 ps=0 m2 a_34_n39 a_18_n39 Vdd Vdd p w=8 l=2 + ad=40 pd=26 as=0 ps=0 m3 a_50_n39 a_34_n39 Vdd Vdd p w=8 l=2 + ad=40 pd=26 as=0 ps=0 m4 out a_50_n39 Vdd Vdd p w=8 l=2 + ad=40 pd=26 as=0 ps=0 m5 a_2_n39 out Gnd Gnd n w=4 l=2 + ad=20 pd=18 as=100 ps=90 m6 a_18_n39 a_2_n39 Gnd Gnd n w=4 l=2 + ad=20 pd=18 as=0 ps=0 m7 a_34_n39 a_18_n39 Gnd Gnd n w=4 l=2 + ad=20 pd=18 as=0 ps=0 m8 a_50_n39 a_34_n39 Gnd Gnd n w=4 l=2 + ad=20 pd=18 as=0 ps=0 m9 out a_50_n39 Gnd Gnd n w=4 l=2 + ad=20 pd=18 as=0 ps=0 C0 Gnd GND 3.5fF C1 Vdd GND 3.5fF C2 a_50_n39 GND 2.3fF C3 a_34_n39 GND 2.3fF C4 a_18_n39 GND 2.3fF C5 a_2_n39 GND 2.3fF C6 out GND 3.3fF.TRAN 0.01NS 8NS.PRINT POWER.MEASURE TRAN avg_power AVG POWER from 0ns to 8ns.MEASURE TRAN max_power MAX POWER from 0ns to 8ns.OPTION POST = 2.END ** hspice subcircuit dictionary

b. Simulation results (1) Oscillation wave form Period = 0.7ns. I also made analysis to the single inverter. The delay time of single inverter is around 0.05ns, which is less than 1/10 of the oscillation period. This is because of the extra delay made by additional wire capacitance. (2) Power consumption Spice output: avg_power= 1.0258E-03 from= 0.0000E+00 to= 8.0000E-09 max_power= 1.3665E-03 at= 0.0000E+00 from= 0.0000E+00 to= 8.0000E-09 Average Power = 1.02 mw Peak Power = 1.37 mw

Comments Problem 1: C L = 4pF is quite large. This will cause longer RC delays of the gate. To compensate this negative effect, R should be made as small as possible. Large channel width W will contribute to smaller R. The ptransistor has W=159 and the ntransistor has W=61. The problem is that the power consumption is likely to rise. This can be seen from the spice result. The solution requires very large transistors. To avoid extra capacitance, I ve tried many different ways to confine large transistors in small size. I was interested in the ring topology for both p-transistor and n-transistor, as shown in the layout. The irsim proves the correct logic, but spice fails since ext2spice translates the channel length L to 1, although it is 2 in layout. This layout is mis-extracted by Magic. Problem 2: The characteristics of the oscillator can be used to measure some attributes of the materials. The period of oscillation is a direct measure of one gate delay, which is determined by some parameters of the material. I tried to make the layout size as compact as possible. For ptransistor, W=8, L=2; for ntransistor, W=4, L=2. The compact layout can reduce the wire capacitance thus reduce the gate delay of each single inverter. Therefore, the period of oscillation has less interference with the wiring. However, since there is still wire capacitance the oscillation period is larger than 10 times to the delay of single inverter. Increasing the channel width W can further shorten the single inverter delay, thus contribute to shorter period time. But it will result in a larger layout size, which is likely to have more wire capacitance. On the other hand, decreasing the channel width W will yield more compact layout, which will reduce the wire delay. However, smaller W will cause larger resistance R of transistors. Since the delay time is in proportion to the product of RC, narrowing down the channel width may not shorten the delay time. Compared to the layout in problem 1, since the channel width is much smaller, the peak power consumption is far less than the condition in problem 1.

2024 © sciencedocbox.com Privacy Policy | Terms of Service | Feedback