ECE 497 JS Lecture - 18 Noise in Digital Circuits

Similar documents
ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics

ECE 497 JS Lecture - 18 Impact of Scaling

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE 497 JS Lecture -03 Transmission Lines

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.

ECE 497 JS Lecture - 13 Projects

ECE 497 JS Lecture - 11 Modeling Devices for SI

ECE 497 JS Lecture -07 Planar Transmission Lines

EE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires

Digital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.

ECE 451 Transmission Lines & Packaging

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE 598 JS Lecture 06 Multiconductors

Module 2 : Transmission Lines. Lecture 1 : Transmission Lines in Practice. Objectives. In this course you will learn the following

Interconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1

Transmission Line Basics II - Class 6

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Interconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003

ECE 546 Lecture 13 Scattering Parameters

Interconnects. Introduction

Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics

Topics to be Covered. capacitance inductance transmission lines

ECE 497 JS Lecture - 12 Device Technologies

Integrated Circuits & Systems

Signal integrity in deep-sub-micron integrated circuits

The Wire EE141. Microelettronica

SRAM System Design Guidelines

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

Electricity and Light Pre Lab Questions

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic

EE115C Digital Electronic Circuits Homework #5

Announcements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution

Preamplifier in 0.5µm CMOS

ECE 546 Lecture 07 Multiconductors

How to measure complex impedance at high frequencies where phase measurement is unreliable.

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

SCSI Connector and Cable Modeling from TDR Measurements

EECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation

ECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model

Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs

DATA SHEET. HEF4067B MSI 16-channel analogue multiplexer/demultiplexer. For a complete data sheet, please also download: INTEGRATED CIRCUITS

ECE 342 Solid State Devices & Circuits 4. CMOS

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Transient Response of Transmission Lines and TDR/TDT

Capacitance - 1. The parallel plate capacitor. Capacitance: is a measure of the charge stored on each plate for a given voltage such that Q=CV

VLSI Design and Simulation

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECE 451 Advanced Microwave Measurements. TL Characterization


Electromagnetic Field Interaction with

I. Frequency Response of Voltage Amplifiers

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

TC 412 Microwave Communications. Lecture 6 Transmission lines problems and microstrip lines

Agenda for Today. Elements of Physics II. Capacitors Parallel-plate. Charging of capacitors

ECE Networks & Systems

Transmission Lines. Author: Michael Leddige

5/1/2011 V R I. = ds. by definition is the ratio of potential difference of the wire ends to the total current flowing through it.

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components

DS0026 Dual High-Speed MOS Driver

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements

Transmission Lines. Plane wave propagating in air Y unguided wave propagation. Transmission lines / waveguides Y. guided wave propagation

Characteristics of Passive IC Devices

Omar M. Ramahi University of Waterloo Waterloo, Ontario, Canada

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

ECE 546 Lecture 10 MOS Transistors

Electrical Package Design TKK 2009 Lecture 2

Lecture 12 CMOS Delay & Transient Response

Mutual Inductance. The field lines flow from a + charge to a - change

Integrated Circuits & Systems

PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce

Agenda for Today. Elements of Physics II. Capacitors Parallel-plate. Charging of capacitors

Rg2 Lg2 Rg6 Lg6 Rg7 Lg7. PCB Trace & Plane. Figure 1 Bypass Decoupling Loop

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Lecture 21: Packaging, Power, & Clock

Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards

Physics 240 Fall 2005: Exam #3 Solutions. Please print your name: Please list your discussion section number: Please list your discussion instructor:

Power Distribution Network Design for High-Speed Printed Circuit Boards

Lecture 12. Microwave Networks and Scattering Parameters

Low Power Quint Exclusive OR/NOR Gate

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Accurate Modeling of Spiral Inductors on Silicon From Within Cadence Virtuoso using Planar EM Simulation. Agilent EEsof RFIC Seminar Spring 2004

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007.

EMC Considerations for DC Power Design

ECE 107: Electromagnetism

A capacitor is a device that stores electric charge (memory devices). A capacitor is a device that stores energy E = Q2 2C = CV 2

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

AC Circuits III. Physics 2415 Lecture 24. Michael Fowler, UVa

EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture. Rajeevan Amirtharajah University of California, Davis

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

Lecture 2 - Transmission Line Theory

Engineering Electromagnetics- 1 Lecture 1: Introduction and Class outline

Noise PART 1: Crosstalk. Teuvo Suntio. Professor of Power Electronics at University of Oulu. Bibliography

Transcription:

ECE 497 JS Lecture - 18 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1

Announcements Thursday April 15 th Speaker: Prof. Andreas Cangellaris NO CLASS TUESDAY APRIL 20 th 2

Different Types of Crosstalk Crosstalk Between Capacitive Lines Primarily on chip Major effect is increase in delay Crosstalk Between Transmission Lines Distributed and wave effects Approximate as near and far end crosstalks Signal return Crosstalk Imperfect ground reference Unbalanced currents 3

Coupling to Floating Line A V A V A V A C C B V B V B C CO Important when high-swing signal passes near a low-swing pre-charged signal (e.g. RAM) k c = C O CC + C C k c is capacitive coupling coefficient 4

Coupling to Driven Line A V A V A V A C C R O B V B V B C CO Transient decays with a time constant τ = R ( C + C ) xc o C o 5

Capacitive Crosstalk Countermeasures Signals on adjacent layers should be routed in perpendicular directions Avoid floating signals Make rise time as large as possible Crosstalk can be made common mode by routing true and complement lines close to each other Provide shielding by placing conductors tied to GND and reference 6

Example (Dally & Poulton 6-7) IC package modeled as lumped 5 nh inductor will house 128 full swing (3.3V) outputs into 50-Ω lines with 1 ns rise time How many return pins are needed if drop across returns must be less than 300 mv? How many pins if rise time is reduced to 3 ns? V t 7

Solution Assume current ramp same as voltage ramp V 3.3 I = 128 = 128 = 8.44A R 50 I I L V = 300mV L 300 = 0.355nH t t L 0.355nH n 140.8 n 141 pins When rise time is 3 ns L I n V t n 46.9 At least 46 pins 8

Integrated Circuit Wiring Metal 5 Metal 4 Metal 3 Metal 2 Metal 1 Substrate Vertical parallel-plate capacitance 0.05 ff/µm 2 Vertical parallel-plate capacitance (min width) 0.03 ff/µm Vertical fringing capacitance (each side) 0.01 ff/µm Horizontal coupling capacitance (each side) 0.03 9

Coupled Transmission Lines w s h ε r V 1 V 2 I 1 C m I 2 C s C s L m 10

Telegraphers Equations for Coupled Transmission Lines Maxwellian Form V = L I + L I z t t 1 1 2 11 12 V = L I + L I z t t 2 1 2 21 22 I = C V + C V z t t 1 1 2 11 12 I = C V + C V z t t 2 1 2 21 22 11

Crosstalk noise depends on termination 50 Ω 50 Ω 50 Ω 12

Crosstalk depends on signal rise time 50 Ω 50 Ω t r = 1 ns t r = 7 ns 13

Crosstalk depends on signal rise time 50 Ω t r = 1 ns t r = 7 ns 14

Coupling Coefficients V 1 V 2 I 1 C C I 2 C s C s M Capacitive coupling coefficient: k cx = C S CC + C C Inductive coupling coefficient: k lx = M L 15

Line A Near End Crosstalk u v Line B w x d x y z Approximate quantity Assumes that load is terminated with characteristic impedance of single isolated line Sum of contributions to reverse traveling wave that arrives at point x during period equal to time of flight k rx = ( k + k ) cx 4 1x 16

Line A Far End Crosstalk u v Line B w x d x y z Approximate quantity Assumes that load is terminated with characteristic impedance of single isolated line Time derivative of signal on line A scaled by forward-coupling coefficient and coupling time k fx = k cx 4 k 1x 17

Transmission-Line Crosstalk Line A u v Line B w x d x y z V A (x) V A (y) V B (x) V B (y) 18

TL Crosstalk Countermeasures High-swing signals should not be routed on lines immediately Match k lx and k cx to eliminate far end crosstalk If k fx is nonzero, avoid long parallel lines Terminate with Zs Make rise time as long as possible 19