ADDR9 OVER-RIDE SPEED OF THE PROCESSOR. THE CPLD RESET

Similar documents
SVS 5V & 3V. isplsi_2032lv

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES A

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

Aquauno Video 6 Plus Page 1

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS


RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

135-91G00N ONE-WAY CUSTOMER UNIT FOR VAT 30GX AND Easy-aire 10GX

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

MT9V128(SOC356) 63IBGA HB DEMO3 Card

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

ide ide.sch C1-C22 0.1uF

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Present state Next state Q + M N

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

U1-1 R5F72115D160FPV

HF SuperPacker Pro 100W Amp Version 3

CONNECTOR SYMBOL A SPLICE WIRE GAUGE CHART:

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

EE1000 Project 4 Digital Volt Meter

NOTE: ONLY RIGHT IDLER (CONFIGURATION A) ARM SHOWN IN VIEWS ON THIS PAGE

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

PCI9054RDK-860 BLOCK DIAGRAM

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

Using the Printable Sticker Function. Using the Edit Screen. Computer. Tablet. ScanNCutCanvas

Am186CC and Am186CH POTS Line Card

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

(2) If we multiplied a row of B by λ, then the value is also multiplied by λ(here lambda could be 0). namely

Binomials and Pascal s Triangle

BASIC CAGE DETAILS SHOWN 3D MODEL: PSM ASY INNER WALL TABS ARE COINED OVER BASE AND COVER FOR RIGIDITY SPRING FINGERS CLOSED TOP

All use SMD component if possible

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

Audio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Generated by Foxit PDF Creator Foxit Software For evaluation only.

H-LCD700 Service Manual

RAMS C, 16 GA SLITTER 23

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

BASIC CAGE DETAILS D C SHOWN CLOSED TOP SPRING FINGERS INNER WALL TABS ARE COINED OVER BASE AND COVER FOR RIGIDITY

12/3/12. Outline. Part 10. Graphs. Circuits. Euler paths/circuits. Euler s bridge problem (Bridges of Konigsberg Problem)

5/9/13. Part 10. Graphs. Outline. Circuits. Introduction Terminology Implementing Graphs

Designing A Concrete Arch Bridge

ECE COMBINATIONAL BUILDING BLOCKS - INVEST 13 DECODERS AND ENCODERS

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

ATMOSPHERIC DISTURBANCE MONITOR MAIN CIRCUIT BOARD V5

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

AKD4554-E Evaluation board Rev.0 for AK4554

12 - M G P L Z - M9BW. Port type. Bore size ø12, ø16 20/25/32/40/50/ MPa 10 C to 60 C (With no condensation) 50 to 400 mm/s +1.

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

CSE 373. Graphs 1: Concepts, Depth/Breadth-First Search reading: Weiss Ch. 9. slides created by Marty Stepp

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Key Features

Outline. Circuits. Euler paths/circuits 4/25/12. Part 10. Graphs. Euler s bridge problem (Bridges of Konigsberg Problem)

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

Audio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8

MAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

, each of which is a tree, and whose roots r 1. , respectively, are children of r. Data Structures & File Management

NOTE: please place R8 close to J1

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Self-Adjusting Top Trees

3JTech PP TTL/RS232. User s Manual & Programming Guide

Quickfilter Development Board, QF4A512 - DK

Platform Controls. 1-1 Joystick Controllers. Boom Up/Down Controller Adjustments

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

Transcription:

PRT ONLY RQUIR IF IMPLMNTTION USS PROLMS OMMING OUT OF RST. LL OUPLING PITORS IN THIS SIGN R RMI MONOLITIH POXY IPP. 0.uF 0.uF 0.uF 0.uF 0.uF.0uF VSTY TPUH[0..] R ONTRST TPUH[0..] K-POT R[0..] U R[0..] T[0..] T[0..] TLK V R 0 MISO PQS0/MISO TLK TPUH MOSI PQS/MOSI TPUH 0 TPUH SK PQS/SK TPUH TPUH PS0 PQS/PS0/SS TPUH TPUH PS J PQS/PS TPUH TPUH /RST PS PQS/PS TPUH TPUH0 R0 ONTRST PS R R R R R PQS/PS TPUH0 TPUH TTL_TX_ /MS 0K 0K 0K 0K.K PQS/Tx TPUH TPUH T T TTL_RX_ Rx TPUH TPUH T 0 T0 SO IPIP/SO TPUH 0 TPUH T 0 T SI U IFTH/SI TPUH TPUH T T /KPT TS KPT/SLK TPUH TPUH TS TPUH TPUH FRZ L_ONN ( ROWS X 0.00 NTRS) FRZ/QUOT TPUH TPUH TPUH TPUH /RST /HLT RST TPUH TPUH0 0 HLT TPUH0 /RR RR 0 R0 R0 0 R ST S-0 (TO) PF/IRQ R R SLK PF/IRQ R R /SRST TH L USS TH MOIFI HIP SLT # (/MS) PF/IRQ R R IRQ J R R PF/IRQ R R WHIH IS RIV THROUGH STT MHIN IN TH IRQ 0K 0K PF/IRQ R R IRQ PL. THIS IS RQUIR FOR TH SLOW SS PF/IRQ R R IRQ PF/IRQ R R RQUIR Y TH VI THT IS SLOWR THN TH PF0/MOLK R 0 R OVR-RI SP OF TH PROSSOR. TH PL RST R R0 R0 R SSRTS SS ON TH FLLING G OF /S WHIH 0 R R P OS NOT GNRT SK. FTR WITING LOK P/SIZ R R P P/SIZ0 R R YLS, TH PL THN GNRTS TH /SK0 LIN P/S R R P TO TRMINT TH US YL. P/RM R R U P/V R R P/SK R R SK0 P0/SK0 R N VSYN XF S 0 VSYN T 0.uF XTL XTL T T OUT XTL T T XT_LK LKOUT T T.0MHz T T /S0 /SOOT SOOT T T0 /S R/S0 T0 T /S G/S T 00 T /S GK/S T 0 T /S P0/F0/S T 0 T /S 0 P/F/S T 0 T P/F/S T 0 T /S P/R/S T 0 T /S P/R0/S T 0 T /S P/R/S T 0 T /S0 P/R/S T T0 /S[0..0] R/S0 T0 /S[0..0] GN GN VSS V VSS V VSS V VSS V VSS V 0 0 VSS V VSS V VSS V VSS V VSS0 V0 0 VSS V 0 VSS V 0 VSS V VSS VSS VSTY M_PKG R PU_&_L Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

JP 0 SRN SRN SRN SRN SRN SRN SRN SRN SRN0 SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN0 SRN SRN SRN SRN JP 0 R - L HR PINS L SRN NOT PINS & R STRIGHT THROUGH WHIL - R SWPP IN PIRS L_L_WIRING_IGRM Size ocument Number Rev M_0 P ate: Tuesday, July, 000 Sheet of

J J J J MISO MISO MISO MISO MOSI MOSI MOSI MOSI SK SK SK SK PS PS PS0 PS P P QSM0 (0.00 HR ) QSM (0.00 HR ) IRQ IRQ QSM (0.00 HR ) QSM (0.00 HR ) S pin dip socket R0 0K R 0K +V Y XTL_. khz XTL_ U T X SLK X RST S0 ST SLK /SRST SPI_INTRF_ONNTORS Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

S S S S T[0..] x 0 sip socket cut pins T[0..] x 0 sip socket cut pins x 0 sip socket cut pins x 0 sip socket cut pins R[0..] R[0..] +V +V U U U U R T R T0 R0 T R0 T R 0 IO_0 T R 0 IO_0 T R 0 IO_0 T R 0 O T R 0 IO_ T0 R 0 IO_ T R 0 IO_ T0 R 0 O T0 R IO_ T R IO_ T R IO_ T R O T R IO_ T R IO_ T R IO_ T R O T R IO_ T R IO_ T R IO_ T R O T R IO_ 0 T R IO_ 0 T R IO_ 0 T R O 0 T R IO_ T R IO_ T R IO_ T R O T R IO_ R IO_ R IO_ R O R0 R0 R R R R R0 R0 R 0 R 0 R 0 R 0 R R R R R +V R +V R R R R R R R R R R R R R 0 R R 0.uF R 0.uF R 0 0.uF R 0 0 R 0 R /ROM_S W W W O /M_RM S /FLSH_S O O O PGM VPP /M_RM S GN Y_Kx This Part rosses to the Hyndai Part HY00 OR Make sure to order LL parts if taking advantage of the battery backup RM option. GN Y_Kx GN mf00 GN TMS00 J J J /S /S0 /SOOT J0 /ROM_S R0 /RM S /RM_0_S /S SW_R0- /SOOT /SOOT /SOOT R 0.00 HR 0.00 HR 0.00 HR 0.00 HR J JUMPR TWN PNS (-) JUMPR TWN PNS (-) LLOWS /SOOT LLOWS FOR NORML US OF RM FOR NORML US OF RM (-) LLOWS /FLSH_S /S (-) LLOWS FOR OOT FROM RM FOR OOT FROM RM WITH TH US OF WITH TH US OF TTRY TTRY KUP. 0.00 HR KUP. US THIS ON FOR IT OOT, WITH HNG TO PL. JUMPR TWN PNS (-) LLOWS FOR INSRTION OF SINGL YT WI RM, WHIL JUMR TWN PINS (-) IS FOR IT (X) RM HIP SYSTM /S[0..0] /S[0..0] S +V S T RM_TT_IN(0.00 HR ) VT_IN VT_IN + T TTRY U VT VT GN i O _IN O TOL pin dip socket /M_RM S MX0P or S0 VT_IN VT_IN U0 VT VT GN i O _IN O TOL pin dip socket MX0P or S0 /M_RM S TTRY_KUP & MMORY Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

S P+ F OS P+ LV P- OUT 0uF V P- MX0 OR M0N OR IL0P V 0uF V /" ORNR MOUNTNG HOLS WRNING! The processor subsection has no tollerance for negative biased voltages. Unless specfically using V to power op-amps for the or to provide contrast for the L, it is recomended that the MX0 and associated capicitors not be populated to provide protection from accidental shorting to data, address or other voltage sensitive lines. ONNT JUMPR TO SUPPLY MOTORS FROM SYSTM POWR, RMOV IT IF SPRT MOTOR POWR SUPPLY IS US. THIS JUMPR MUST RMOV IF N XTRNL TTRY/POWR SUPPLY WILL US TO PROVI POWR TO V_MOTOR. V_MOTOR J J +V +V VSYN JUMPR N00 MOTOR_POWR +VIN N00 VIN_RT + + 00uF-v 0.uF U pin dip socket TP MOUNT_HOL TP MOUNT_HOL GN J TP MOUNT_HOL TP MOUNT_HOL J PIN_POWR_ONN U LM0T VIN GN PIN_POWR_ONN VOUT 00uF-v VSS GN 0V ROMN SUSTITUTION IS TH POWRTRNS PT0 INITIL TSTING WITH PROTOTYP OR, URRNT RWS OF ONLY 0m @ V WR RLIZ LLOWING TH SYSTM TO RUN WITHOUT HTSINK ON LINR RGULTOR. POWR_SUPPLY Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

+V T[0..] T[0..] 0V 0.uF S V J 0.00 HR J 0.00 HR J 0.00 HR IRQ R 0K T T T0 T T T T T 0 U 0/M0 /M /M /M /M NLOG0 NLOG NLOG NLOG NLOG NLOG NLOG NLOG THS R GROUP TOGTHR ON P TO PROVI POWR FOR XTRNL NLOG MPLIFIRS +V 0.00 HR INTR /S[0..0] WR VRF /S[0..0] NOT: LTHOUGH NGTIV /S R S GN SUPPLY (V) IS PRSNT TWO 0_PL 0V GN pin PL THROUGH HOL SOKT H H H H H H H H 0 J POWR UL RIL OP-MPS, TH INPUTS TO TO ONVRTR R SINGL N. IF MSURING NGTIV SIGNLS YOU MUST ) RTIFY THM N ORRT IN SOFTWR, OR ) IF THY R PURLY NGTIV US N INVRTING OP-MP. NLOG IGITL Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

S0 pin plcc through hole J0 J J P0 P U P P T[0..] P T[0..] T P0 P T IO_0 IO_ P P T0 IO_ IO_ P P T IO_ IO_ 0 P T IO_ IO_ P 0.00 HR 0.00 HR 0.00 HR T 0 IO_ IO_0 P T IO_ IO_ P T IO_ IO_ P J J J R[0..] IO_ IO_ P0 P0 R[0..] R0 IO_ IO_ P P /S[0..0] R IO_ IO_ P P /S[0..0] /S IO_0 IO_ P P IO_ IO_ P P P TPUH[0..] 0 IO_ IO_ P P TPUH[0..] TPUH0 IRQ IO_ IO_ P P FK IO_ IO_0 0 P P IO_ IO_ XT_LK IN/GO ISPN Y0 SI/IN0 Y/RST MO/IN S0/IN SLK/Y GN GN /ISPN SI MO SO SLK 0.00 HR 0.00 HR 0.00 HR ISPLSI0_PL J XT_Y_IN 0.00 HR SWITH_Y TPUH J 0.00 HR J SO SI /ISPN MO 0.uF SLK ISP_ON (0.00 HR ) PRHIPRL_INTRF_PTR Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

RS_PULLUP S R 0K R 0K U 0 pin dip socket TTL_TX_ TIN N N TOUT MX_dip TX_ GN GN TIN TOUT RX_ TTL_RX_ ROUT RIN P 0 ROUT RIN + SR_PU 0 V- + SR_PU V- + V- - - V+ 0 - short nose FML _INTF Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

R[0..] R[0..] /S[0..0] /S[0..0] /S /S0 /S R R R R R R R R0 T T T T T IRQ J 0 0 0 R R R R R R R R R R R R0 T T T0 LSO ROMN FOR US WITH THIS OR R.00" NON-POLRIZ ONNTOR HOUSINGS N RIP PINS IN, & PIN RRNGMNTS N SHORTING LOKS HR X PIN ONNTORS SHORTING LOKS PIN ONNTORS 0 PIN ONNTORS FML ONNTOR PINS (WG) T[0..] T[0..] TPUH[0..] TPUH[0..] V_MOTOR V_MOTOR J J TPUH0 TPUH 0.00 HR 0.00 HR TPUH TPUH V_SW TPUH TPUH TPUH TPUH TPUH TPUH 0.00 HR TPUH TPUH0 TPUH TPUH TPUH TPUH 0 0 HR X TLK /RST J0 These two power connectos are place across from the TPU lines fo facilliate connection to servos, encoders etc... When used with servos or higher current devices switch the jumper to V_Motor and supply and external voltage to drive them J VRTIL_STKING_INTF_USS Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

0.uF 0.uF S T[0..] /S[0..0] T[0..] /S[0..0] /RST /MS SK0 T0 T T T /S 0 0 IO_0 IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_0 IO_ IO_ IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ VL LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ STRO UTOF RROR SL_INP OUT_PPR /RR /KPT KNOWLG FRZ SO IO_ IO_0 0 IT_OOT L_GN IO_ IO_ GO_FK /ISPN OUT_PPR IN/GO ISPN SI XT_LK LOGI_LOK Y0 SI/IN0 MO Y/RST MO/IN SO R S0/IN SLK P_PRLLL_PORT SLK/Y 00 GN GN U IO_ IO_ IO_ IO_ IO_0 IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ pin plcc through hole socket 0 ISPLSI0_PL J JUMPR VL SI R 0K L RS P 0 0 STRO UTOF RROR RS SL_INP L_GN L HRNS TO WIR ONNTOR FROM PRLLL PORT TO M ONNTOR. NOT THIS IS NOT TH STNR MOTOROL M INTR S W HV UILT LL OF TH RQUIR ONVRSION LOGI INTO THIS OR RTHR THN SUPPLYING SPRT M INTRF OR. KNOWLG N J PSUO_M(0.00 HR ) IF INSTLL, TH IT OOT JUMPR LLOWS TH SYSTM TO OOT FROM SINGL IT RM, TH PROM, OR TH FLSH. IF RMOV /SOOT IS ITS WI TO OOT FROM TWO IT RMS. L_GN TH TWO ONNTIONS OV R M ON TH OR IN SYSTM PROGRMMING HR RMOV PIN # FOR KY PLUG NO P ON P FOR PIN HR J SO SI /ISPN MO SLK 0.uF LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_LOK J J 0.00 HR 0.00 HR 0.00 HR ISP_ON(0.00 HR ) J M_&_ISP Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of