74LS393 Dual 4-Bit Binary Counter

Similar documents
74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Logic Diagram. Connection Diagram. Function Table (Each Latch)

74LS165 8-Bit Parallel In/Serial Output Shift Registers


DM74LS02 Quad 2-Input NOR Gate

DM74LS08 Quad 2-Input AND Gates

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM7404 Hex Inverting Gates

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DM74LS670 3-STATE 4-by-4 Register File

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

DM74LS90/DM74LS93 Decade and Binary Counters

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4024BC 7-Stage Ripple Carry Binary Counter

DM7490A Decade and Binary Counter

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4028BC BCD-to-Decimal Decoder

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

CD4013BC Dual D-Type Flip-Flop

MM74HC175 Quad D-Type Flip-Flop With Clear

74F174 Hex D-Type Flip-Flop with Master Reset

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4028BC BCD-to-Decimal Decoder

DM74LS90 DM74LS93 Decade and Binary Counters

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74F175 Quad D-Type Flip-Flop

74F109 Dual JK Positive Edge-Triggered Flip-Flop


74F194 4-Bit Bidirectional Universal Shift Register

74F379 Quad Parallel Register with Enable

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DM Bit Addressable Latch

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74F269 8-Bit Bidirectional Binary Counter

74F153 Dual 4-Input Multiplexer

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC157 Quad 2-Input Multiplexer

MM74HC151 8-Channel Digital Multiplexer

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

74F30 8-Input NAND Gate

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

MM74HC374 3-STATE Octal D-Type Flip-Flop

74F139 Dual 1-of-4 Decoder/Demultiplexer

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC00 Quad 2-Input NAND Gate

74ACT825 8-Bit D-Type Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

Features. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs

CD4021BC 8-Stage Static Shift Register

74F Bit D-Type Flip-Flop

MM74HC08 Quad 2-Input AND Gate

MM74HCT08 Quad 2-Input AND Gate

74FR74 74FR1074 Dual D-Type Flip-Flop

MM74HC32 Quad 2-Input OR Gate

CD40106BC Hex Schmitt Trigger

MM74HC138 3-to-8 Line Decoder

DM74LS138, DM74LS139 Decoders/Demultiplexers

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC154 4-to-16 Line Decoder

DM74LS11 Triple 3-Input AND Gates

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

DM74LS02 Quad 2-Input NOR Gates

MM74HCT138 3-to-8 Line Decoder

DM74LS375 4-Bit Latch

DM74LS138 DM74LS139 Decoder/Demultiplexer

MM74HC244 Octal 3-STATE Buffer

MM74HC573 3-STATE Octal D-Type Latch

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

74AC08 74ACT08 Quad 2-Input AND Gate

Synchronous 4 Bit Counters; Binary, Direct Reset

74AC169 4-Stage Synchronous Bidirectional Counter

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC373 3-STATE Octal D-Type Latch

CD4528BC Dual Monostable Multivibrator

74VHC393 Dual 4-Bit Binary Counter

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

DM5490 DM7490A DM7493A Decade and Binary Counters

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

CD4093BC Quad 2-Input NAND Schmitt Trigger

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74F537 1-of-10 Decoder with 3-STATE Outputs

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

MM74C906 Hex Open Drain N-Channel Buffers

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

74F283 4-Bit Binary Full Adder with Fast Carry

DM7446A, DM7447A BCD to 7-Segment Decoders/Drivers

74AC153 74ACT153 Dual 4-Input Multiplexer

74VHC00 Quad 2-Input NAND Gate

Transcription:

74LS393 Dual 4-Bit Binary Counter General Description Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The DM74LS393 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals. Features Dual version of the popular DM74LS93 DM74LS393 dual 4-bit binary counter with individual clocks Direct clear for each 4-bit counter Dual 4-bit versions can significantly improve system densities by reducing counter package count by 50% Typical maximum count frequency 35 MHz Buffered outputs reduce possibility of collector commutation DM74LS393 Dual 4-Bit Binary Counter Ordering Code: Order Number Package Number Package Description DM74LS393M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow DM74LS373N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagram Function Table Counter Sequence (Each Counter) Outputs Count Q D Q C Q B Q A 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 L H L H 6 L H H L 7 L H H H 8 H L L L 9 H L L H 10 H L H L 11 H L H H 12 H H L L 13 H H L H 14 H H H L 15 H H H H H = HIGH Logic Level L = LOW Logic Level

DM74LS393 Logic Diagram

Absolute Maximum Ratings(Note 1) Supply Voltage 7V Input Voltage Clear 7V A 5.5V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. DM74LS393 Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 0.4 ma I OL LOW Level Output Current 8 ma f CLK Clock Frequency (Note 2) 0 25 MHz f CLK Clock Frequency (Note 3) 0 20 MHz t W Pulse Width (Note 5) A 20 Clear HIGH 20 ns t REL Clear Release Time (Note 4)(Note 5) 25 ns T A Free Air Operating Temperature 0 70 C Note 2: C L = 15 pf, R L = 2 kω, T A = 25 C and V CC = 5V. Note 3: C L = 50 pf, R L = 2 kω, T A = 25 C and V CC = 5V. Note 4: The symbol ( ) indicates that the falling edge of the clear pulse is used for reference. Note 5: T A = 25 C, and V CC = 5V. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 6) Max Units V I Input Clamp Voltage V CC = Min, I I = 18 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max Output Voltage V IL = Max, V IH = Min 2.7 3.4 V V OL LOW Level V CC = Min, I OL = Max 0.35 0.5 Output Voltage V IL = Max, V IH = Min V I OL = 4 ma, V CC = Min 0.25 0.4 I I Input Current @ Max V CC = Max, V I = 7V Clear 0.1 Input Voltage V CC = Max, V I = 5.5V A 0.2 ma I IH HIGH Level V CC = Max, V I = 2.7V Clear 20 Input Current A 40 µa I IL LOW Level V CC = Max, V I = 0.4V Clear 0.4 Input Current A 1.6 ma I OS Short Circuit Output Current V CC = Max (Note 7) 20 100 ma I CC Supply Current V CC = Max (Note 8) 15 26 ma Note 6: All typicals are at V CC = 5V, T A = 25 C. Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 8: I CC is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

DM74LS393 Switching Characteristics at V CC = 5V and T A = 25 C R L = 2 kω Symbol Parameter From (Input) C L = 15 pf C L = 50 pf Units To (Output) Min Max Min Max f MAX Maximum Clock Frequency A to Q A 25 20 MHz t PLH Propagation Delay Time LOW-to-HIGH Level Output A to Q A 20 24 ns t PHL Propagation Delay Time HIGH-to-LOW Level Output A to Q A 20 30 ns t PLH Propagation Delay Time LOW-to-HIGH Level Output A to Q D 60 87 ns t PHL Propagation Delay Time HIGH-to-LOW Level Output A to Q D 60 87 ns t PHL Propagation Delay Time HIGH-to-LOW Level Output Clear to Any Q 39 45 ns

Physical Dimensions inches (millimeters) unless otherwise noted DM74LS393 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

DM74LS393 Dual 4-Bit Binary Counter Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A