United States Patent (19)

Similar documents
III. United States Patent (19) 11 Patent Number: 5,143,451 (45. Date of Patent: Sep. 1, Millgard

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2016/ A1

(12) Patent Application Publication (10) Pub. No.: US 2014/ A1

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2013/ A1. LEE et al. (43) Pub. Date: Jan. 3, 2013

United States Patent (19) Gruaz et al.

(12) Patent Application Publication (10) Pub. No.: US 2001/ A1

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(54) THERMAL INTERFACE MATERIAL WITH (56) References Cited

(12) United States Patent

: Y. ti- sk 22N. Sir S. United States Patent (19) Uhri 4,687,061. Aug. 18, Patent Number: 45 Date of Patent: 4 g

(12) United States Patent (10) Patent No.: US 6,249,200 B1

(12) United States Patent (10) Patent No.: US 7,763,928 B2

(12) Patent Application Publication (10) Pub. No.: US 2008/ A1. Chung et al. (43) Pub. Date: Jan. 24, 2008

(12) Patent Application Publication (10) Pub. No.: US 2009/ A1

Electrochemical Deposition of Carbon Nanotubes from Organic Solutions

(12) United States Patent (10) Patent No.: US 6,624,640 B2

) USOO A. United States Patent (19) 11 Patent Number: 5,363,458 Pan et al. 45 Date of Patent: Nov. 8, 1994

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2016/ A1

I IIIII IIIII lll (IO) Patent No.: US 7,165,566 B2. (45) Date of Patent:

High Efficiency Collector for Laser Plasma EUV Source.

United States Patent (19) Kawana et al.

(12) United States Patent (10) Patent No.: US 7419,867 B2

(12) United States Patent (10) Patent No.: US 6,882,745 B2

United States Patent [19]

May 2, 1967 H. W. TROLANDER ETAL 3,316,765 EXTENDED RANGE THERMISTOR TEMPERATURE SENSING. Filed Aug. 19, 1965 (,,,,, SR-33-R-N

\ 108. (12) United States Patent US 9,502,356 B1. Nov. 22, (45) Date of Patent: NACSSZZNS 27 SCSS ASNZSZCN) 106. (10) Patent No.: 4.

''. United States Patent (19) Tsikos. 11 4,353,056 45) Oct. 5, the finger under investigation. The sensing member. 21 Appl. No.

United States Patent (19) Tanaka

(12) United States Patent

United States Patent (19)

United States Patent (19)

(12) Patent Application Publication (10) Pub. No.: US 2009/ A1

(12) United States Patent (10) Patent No.: US 6,365,505 B1

Sep. 2, 1993 (JP) Japan (51 int. Cl... GOR 33/02

(ΐ2) United States Patent

(os) SSO. (10) Patent No.: US 6,779,290 B1. (45) Date of Patent: Aug. 24, (12) United States Patent (54) (75) (73)

(12) United States Patent

56 References Cited UNITED STATES PATENTS 1965, 187 7/1934 Hartman /43 3,483,374 12/1969 Erben /4 3,486,308 12/1969 Burt...

(12) Patent Application Publication (10) Pub. No.: US 2014/ A1

(12) Patent Application Publication (10) Pub. No.: US 2013/ A1

(12) Patent Application Publication (10) Pub. No.: US 2013/ A1

(12) United States Patent

Intelligent Hotspot Connection System

United States Patent (19) Namba et al.

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(51) Int. Cl... D06F tank. The liquid level detector includes a first resistance

(12) United States Patent (10) Patent No.: US 6,508,132 B1. Lohr et al. (45) Date of Patent: Jan. 21, 2003

(12) United States Patent

(12) United States Patent

US 9,214,722 B2 Dec. 15, 2015

(12) Patent Application Publication (10) Pub. No.: US 2012/ A1

(22) Filed: Feb. 22, 2000 Primary Examiner-Carl Whitehead, Jr. 30 F Application O O P tv Dat. ASSistant Examiner Toniae M. Thomas

(12) United States Patent

United States Patent (19) Sumikawa et al.

in. ION SOURCE \, N. (12) Patent Application Publication (10) Pub. No.: US 2006/ A1 (19) United States 1 N 4

ZZZZZZZZZZYZZZZZZZZZZZZZz6

Lecture (02) Introduction to Electronics II, PN Junction and Diodes I

Jinx UDX. (12) United States Patent. 2a2b se 2e2f (10) Patent No.: US 6,365,894 B2. (45) Date of Patent: Apr. 2, a2b 2c2d2.

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

(12) United States Patent (10) Patent No.: US 6,716,763 B2

(12) United States Patent (10) Patent No.: US 8,517,600 B2. Wan et al. (45) Date of Patent: Aug. 27, 2013

United States Patent (19)

United States Patent (19) Ishikawa et al.

(12) United States Patent (10) Patent No.: US 7,303,925 B2. Sidewell et al. (45) Date of Patent: Dec. 4, 2007

United States Patent (19)

ITT Technical Institute ET215 Devices I Unit 1

A SEMICONDUCTOR DIODE. P-N Junction

United States Patent (19)

(12) United States Patent (10) Patent No.: US 6,473,187 B1. Manalis (45) Date of Patent: Oct. 29, 2002

Lecture (02) PN Junctions and Diodes

(12) United States Patent (10) Patent No.: US 7,315,677 B1

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

Si-iö, TH". ()SSS N I. 6-7 Zaf (54) United States Patent (19) Cuff (11 3,968,700. (45) July 13, (21) Appl. No.: 493,748

(12) Patent Application Publication (10) Pub. No.: US 2008/ A1

(19) Scott H. Stillinger, Los Gatos, Calif. Oddz0n Products, Campbell, Calif. 60,640 Jun. 11, 1987 Int. Cl'... A63B 37/14

(12) United States Patent (10) Patent No.: US 6,746,934 B2

United States Patent (19) Amiet

- X. (bka III IIII. United States Patent (19) Sobata et al e (2. o

United States Patent (19)

(54) (75) (73) (Us) (21) (22) (63) 1, 2007, provisional application No. 60/997,142,?led

FIG.1. Form organic light emitting. Coat the encapsulation. encapsulation substrate. Prepare an. Prepare a substrate

(12) United States Patent (10) Patent No.: US 7825,066 B1

United States Patent (19)

Wide-Acceptance-Angle Circular Polarizers (DIV)

(12) Patent Application Publication (10) Pub. No.: US 2016/ A1

...S(&S (& N 2%3.22:24, 2. United States Patent (9) Walden. 11, 3,852,799 (45) Dec. 3, Physics and Applications of Charge-Coupled De

III. United States Patent (19) Hyman, Jr. et al. 5,572,314 Nov. 5, Patent Number: (45) Date of Patent: Cambridge, Mass ; Cornelius S.

L:. l._l_. J. United States Patent c191 4,447,779. May 8, Gelinas [ "1 rr: f60 ~

() -10 to. (12) United States Patent ATF. (10) Patent No.: US 7.925,614 B2. (45) Date of Patent: Apr. 12, WAVELENGTH. Burkard et al.

75 Inventors: St.Ste's 't Stanley 3, /1976 Fletcher et al... 73/432 R s s a wa a 4,158,395 6/1979 Brown /210

United States Patent (19) (11) Patent Number: 5,186,745 Maniar (45) Date of Patent: Feb. 16, CA107(6): 50440s, Fairchild Semiconductor Corp.

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(12) Patent Application Publication (10) Pub. No.: US 2002/ A1

Introduction to Semiconductor Devices

He'? United States Patent (19) Foer. 11) Patent Number: 4,595,469 (45) Date of Patent: Jun. 17, 1986 NOOH /6. PRODUCT NaCl + H2O FEED (54)

Transcription:

United States Patent (19) Rodov 54 METHOD OF MANUFACTURE OF ZENER DODES (75 Inventor: Vladimir Rodov, Los Angeles, Calif. 73) Assignee: International Rectifier Corporation, Los Angeles, Calif. 21 Appl. No.: 874,416 22 Filed: Feb. 2, 1978 51 Int. Cl... H01, 21/223 52 U.S.C.... 148/186; 148/187; 48/189 58 Field of Search... 148/186, 187, 189 56 References Cited U.S. PATENT DOCUMENTs 2,827,436 3/1958 Bernski... 148/186 2,937,963 5/1960 Pelfrey... 148/186 X 3,340,598 9/1967 Hatcher... 148/1.5 3,349,474 /1967 Rauscher... 148/89 X 3,3,4 7/1969 Wyclislak... 148/186 3,602,778 8/1971 Ura et al.... 148/1.5 X 3,6,773 3,878,001 3,933,527 4,013,483 4,046,608 1/1972 4/1975 1/1976 3/1977 9/1977 (11) ) Feb. 6, 1979 Thire... 148/186X Olk... 148/186 Tarneja et al... 148/186X Nuzillat et al.... 148/ Iseghem et al.... 148/188 Primary Examiner-G. Ozaki Attorney, Agent, or Firm-Ostrolenk, Faber, Gerb & Soffen 57 ABSTRACT A method of manufacture of a zener diode with a given breakdown voltage is disclosed wherein the resistivity of the initial wafer is measured before diffusion of a junction in the wafer, and a diffusion operation is then performed to diffuse the junction at a fixed diffusion temperature and for a time which is determined such that the desired breakdown voltage is proportional to the product of the square root of the initial resistivity and the fourth root of the diffusion time. Claims, 5 Drawing Figures 2% NYNY YNNN SYYYNYNNY NNNNNNNNNNNNfn,

U.S. Patent Feb. 6, 1979 Az Z.Z. ZZZ.A. 4\ 2-7 7% Az Z. A 2. /2 // a 7-yaa a/aa-z/us/02/v Azi A4 v 2%-e LZ775. At NNNNaNNaNNNNA Syxxas A.Nxxxxxx

METHOD OF MANUFACTURE OF ZENER DODES BACKGROUND OF THE INVENTION This invention relates to the manufacture of semicon ductor devices such that a given reverse avalance bulk breakdown voltage across a p-n junction can be accu rately reproduced in the manufacturing process, and more specifically relates to a novel process for the man ufacture of a zener diode wherein the reverse break down voltage of the device can be held within narrow tolerances during the manufacturing operation. Processes for the manufacture of Zener diodes are well known, and are described in numerous prior publi cations including, for example, U.S. Pat. No. 3,378,9, dated Apr. 23, 1968. Zener diodes have an accurately defined reverse breakdown voltage and this characteristic is widely used in various electrical circuits. Zener diodes are normally sold with a given reverse voltage breakdown to within a tolerance of plus or minus 5%. Thus, the manufacturing operation must be closely controlled to avoid too high a rejection rate. The actual breakdown voltage of a given device will be determined by the depth of the junction, and by the resistivity of the wafer materials. These characteristics in turn are controlled by the initial resistivity of the wafer, the diffusion temperature, and the diffusion time for a given diffusion system using given n-type or p type conductivity materials. Consequently, the break down voltage of devices being produced will vary with changes in any of the above parameters. BRIEF DESCRIPTION OF THE INVENTION In accordance with the invention, a novel manufac turing process is provided for zener-type junctions, in which diffusion temperature is fixed and the diffusion time is very accurately controlled in accordance with a fourth root law wherein: V = Zener breakdown voltage; k = constant; p = resistivity of the wafer prior to diffusion; T = total diffusion time. The above relationship, which is newly discovered, reveals that the ultimate breakdown voltage produced is proportional to the fourth root of diffusion time dur ing the manufacturing process. The relation also reveals that if one tries to change both diffusion temperature (which is contained in the constant k in the novel rela tion of the invention, and is held constant in accordance with the invention) and diffusion time during the pro cess, the process becomes virtually uncontrollable. The relation also reveals that if the resistivity of the initial wafer material varies only slightly, the diffusion time must be greatly changed to obtain a given break down voltage. This is particularly important since semi conductor crystals are commonly sold to device manu facturers with resistivity tolerances of plus or minus %. For example, the process may begin with p-type monocrystalline silicon wafers having a resistivity in the range of 0.07 to 0.095 ohm cm. An n-type region is then diffused into the p-type wafer. The final breakdown voltage, however, will vary widely if the same process 2 parameters are used for initial 0.07 ohm cm. material as for the 0.095 ohm cm. material; and will vary uncontrol lably if one tries to control the process by modifying diffusion temperature and other parameters. In carrying out the invention, the resistivity of one or more pilot wafers is measured, and the devices are dif fused under fixed temperature conditions until a device is made with the requisite breakdown voltage, say 34 volts. This then allows the determination of the con stant k in the novel relationship: v - kvp WT. For example, if, after hours of diffusion at a given time and under given diffusion conditions, and using a material measured to be 0.079 ohm cm., one produces a device with a volt reverse-voltage breakdown, then from the above equation: - kv0,079 W. If the next wafers to be diffused to form volt Zeners have a resistivity of 0.096 ohm cm., the diffusion time T needed for the wafer can be calculated from: k\oog \ss - -, 3 - k\oos \t. or NT. - No.079 x N 0.096 and T at 37.24 hours. Thus, the single process variable of diffusion time T. can now be calculated from the initial wafer resistivity, and the process will produce devices with reproducible reverse bulk avalance breakdown characteristics within a tolerance of plus or minus 5%. Note in the above example that a drastically different diffusion time is needed for 0.096 ohm cm. material than the hours for the 0.079 ohm cm. material to obtain the same break down voltage.... Stated differently, and in accordance with the inven tion, if the resistivity of the initial wafer is changed from p1 to p2, the diffusion time T of the initial wafer at constant temperature must change from T1 to T2, where T = (p1/p).t. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a plan view of a monocrystalline silicon wafer which is to be processed to produce a zener di ode. FIG. 2 is a cross-sectional view of FIG. 1 taken across section line 2-2 in FIG. I. FIG. 3 shows the wafer of FIG. 2 after a diffusion step, FIG. 4 shows the wafer of FIG. 3 after the bottom surface has been lapped. FIG. 5 shows the wafer of FIG. 4 after electrodes have been attached thereto. DETAILED DESCRIPTION OF THE DRAWINGS Referring first to FIGS. 1 and 2, there is shown a monocrystalline silicon wafer which may have a thick y

3 ness of 13 mils and a diameter of 1 inch. One or more devices are to be made from this wafer. In the follow ing, the invention is illustrated for the case of a zener diode having a reverse voltage of volts, plus or minus 1.5 volts. However, the invention will be under stood to be applicable to the reproducible production of any given bulk avalanche breakdown voltage (in the range from approximately volts to 0 volts) for any junction in a silicon semiconductor body. The wafer of FIGS. 1 and 2 is typically available with any required resistivity within about a % range and with any desired impurity type. For the example described herein the wafer is a p-type wafer having a resistivity in the range of 0.07 ohm cm. to 0.095 ohm C. In order to form the zener diode, the wafer is placed in a suitable diffusion furnace and an n-type impurity, such as phosphorus, is diffused into the wafer to form the thin n-type conductivity shell 11 of FIG. 3 which creates the p-n junction 12. Any other diffusion process could be used, including but not limited to vapor phase deposition processes. After the Zener diode is completed, it is provided with suitable electrodes 13 and 14, as shown in FIG. 5. The present invention is directed to a novel process for producing the junction in a plurality of devices 12 such that they have highly reproducible reverse-voltage breakdown characteristics. In particular, the present invention is based on the discovery that if diffusion temperature is held constant, the breakdown voltage can be described with high accuracy, by the following relation: V = k Vp WT (1) V is breakdown voltage; p is the resistivity of wafer of FIGS. 1 and 2 before the diffusion step; T is the total diffusion time; k is the constant. This approximate equation holds very well for break down voltages in the range of volts to 0 volts. Equation (1) is derived as follows: The breakdown voltage V is known to be (for a grad ual junction): t 1 s \ grad N/X, where N is the concentration of donor atoms in the semiconductor body, and X1 is the depth of the junction 12 into body. The following approximation is used for the concen tration of donor atoms at any depth in the wafer Na(x): Na = Ne Wor N is the surface concentration of donor atoms; X is the distance into the surface of the semiconduc tor body; D is the diffusivity of the donor atoms; and T is the total diffusion time. (2) (3) 5 60 The concentration of acceptor atoms at the depth X1 is Na(x1) and is: - Na(x) = No e \ or. It follows from equation (4) that - (5) grad N/X = - e \ or a/4 \r DT and therefore from equations (4) and (5): N (6) grad N/X = - \ror Combining equations (2) and (6), (7) Vast re o N Since p at 1/N (8) and since D is a constant if diffusion temperature is constant, combining (7) and (8) gives equation (1): In accordance with the present invention, the diffu sion temperature is kept constant, for example, 12 C, for the total diffusion time T. Note that diffusion time is measured from the time the wafers enter the diffusion furnace until the temperature starts to decline with a cooling rate about 2 C./min. The warm-up and cool down times need not be considered if they are not con sidered in the calibrating procedure which is used to account for the proportionality factor k. When using the process of the invention, and in order to take into account the proportionality factork, wafers of a measured resistivity p are processed in the equip ment, using a fixed diffusion temperature and using a given diffusion process. The apparatus can then be used to process subsequent wafers, changing only the diffusion time T in accor dance with the measured resistivity p of the wafers being processed. Thus, in one example, it was found that a wafer having a resistivity of 0.079 ohm cm. pro duced a volt junction after hours of diffusion. A new wafer sample having a resistivity of 0.096 ohm cm., but being otherwise similar to the original wafer can then be directly processed in the same diffusion appara tus, where, however, the diffusion time T is changed by the amount determined from: 34 is k Noong N 34 - k\oo96 NT. 2 0.079. - T = ( 0.096 ) at 37.2 In the above example, a typical wafer having the resistivity 0.079 ohm cm. may have an initial thickness of 13 to 14 mils. This wafer is etched to remove about 3 (4)

5 mils and to polish the surface. Thereafter, a layer of phosphorus is deposited on the surface of the wafer until the sheet resistance of the surface is about 0.3 ohms. Thereafter, the temperature is increased to 12 C. and is maintained at that temperature for hours. The final device has a zener voltage of volts. In carrying out the present invention, it will be under stood that the processing of the devices is conventional, except that the diffusion temperature is calculated as described above, and diffusion temperature is kept con stant. The process can also be applied to multiple junc tion devices having at least one zener diode junction therein and any desired donor and acceptor atom can be used. Although a preferred embodiment of this invention has been described, many variations and modifications will now be apparent to those skilled in the art, and it is preferred therefore that the instant invention be limited not by the specific disclosure herein but only by the appended claims. I claim: 1. The process of manufacture of a zener diode hav ing a predetermined reverse voltage (V) comprising the steps of measuring the resistivity (p) of a semiconduct ing body which is to receive a zener diode junction therein, and diffusing impurity atoms into said body at a constant temperature and for a time (T) where said time (T) is determined from the relation: where k is a constant. 2. The process of claim 1 wherein said body is ini tially of a p-type conductivity and wherein said impu rity atoms diffused into said body are donor type atoms. 3. The process of making a p-n junction in a semicon ductor body, which junction has a predetermined breakdown voltage within plus or minus about 5%, comprising the steps of measuring the resistivity of the semiconducting body before the formation of said p-n junction; and then diffusing impurity atoms into said body at a constant temperature for a controlled length of time such that said predetermined breakdown volt age is proportional to the product of the square root of the measured resistivity and the fourth root of the diffu sion time. The process of making a p-n junction in a semicon ductor body which has a predetermined breakdown voltage within plus or minus about 5%, comprising the steps of measuring the resistivity of the semiconducting body before the formation of said p-n junction; and then diffusing impurity atoms into said body at a constant temperature and varying the diffusion time such that: 6 where T is diffusion time, V is said predetermined breakdown voltage, p is said resistivity, and k is a con stant. 5. The process of claim 1 wherein said constant k is determined by processing semiconducting bodies of pre-measured resistivities for measured times T until a device is produced having said predetermined reverse voltage V wherein said last-mentioned device had an initial measured resistivity p1 and was diffused for a measured time T1. 6. The process of claim 5 wherein the diffusion time T for subsequently produced wafers made by the same process apparatus which produced said device is deter mined by measuring their resistivities p and by deter mining their diffusion time T from the relation: 7. The process of claim 4 wherein said constant k is determined by processing semiconducting bodies of pre-measured resistivities for measured times T until a device is produced having said predetermined reverse voltage V and which had an initial resistivity p1 and was diffused for a time T1. 8. The process of claim 7 wherein the diffusion time T. for subsequently produced wafers is determined by measuring their resistivities p and by determining their diffusion times T from the relation: 9. The process of producing a zener diode having a given reverse breakdown voltage V within a given tolerance range; said process comprising the steps of measuring the resistivity p1 of a first wafer of monocrys talline semiconductor material, and diffusing a junction into said first wafer at a constant temperature and for a time T sufficient to produce the reverse breakdown voltage V; and thereafter measuring the resistivity p2 of a second wafer of monocrystalline material, and diffus ing a junction into said second wafer at said constant temperature and for a time T2 to produce said reverse breakdown voltage V in said second wafer, where the time T2 is determined by: T2 = (p/p2) T.. The process of manufacture of a zener diode hav ing a given breakdown voltage wherein a junction is diffused into wafers of semiconductor material at con stant temperature for a given diffusion time and wherein, when the initial resistivity of wafers being diffused is changed from p1 to p2, the diffusion time T used to diffuse wafers of resistivity p1 is changed to a time T, wherein: T = (p1/p2) T. k t