INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

Similar documents
INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

74F393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74LV393 Dual 4-bit binary ripple counter

FEATURES OF 74F06A, 74F07A

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

Arithmetic logic unit

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74HC21 provide the 4-input AND function.

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

Up/down binary counter with separate up/down clocks

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LV373 Octal D-type transparent latch (3-State)

4-bit magnitude comparator

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

PHILIPS 74ALVT16245 transceiver datasheet

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74LVC573 Octal D-type transparent latch (3-State)

8-bit binary counter with output register; 3-state

74HC1G125; 74HCT1G125

74ABT899 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

74ALVCH bit universal bus transceiver (3-State)

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

8-bit shift register with 2:1 mux-in, latched B inputs, and serial out N74F835N FEATURES PIN CONFIGURATION

Hex inverting Schmitt trigger with 5 V tolerant input

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC244; 74HCT244. Octal buffer/line driver; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

2-input EXCLUSIVE-OR gate

74HC393; 74HCT393. Dual 4-bit binary ripple counter

The 74LV08 provides a quad 2-input AND function.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

5-stage Johnson decade counter

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

The 74LVC1G11 provides a single 3-input AND gate.

4-bit magnitude comparator

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

8-bit serial-in/parallel-out shift register

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

The 74LV32 provides a quad 2-input OR function.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

14-stage binary ripple counter

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

TrenchMOS ultra low level FET

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

The 74LVC1G02 provides the single 2-input NOR function.

Transcription:

INTEGRATED CIRCUITS 1990 May IC Data Handbook

FEATURES Compares two 8-bit words in 6.5ns typical Expandable to any word length DESCRIPTION The is an expandable 8-bit comparator. It compares two words of up to 8 bits each and provides a Low output when the two words match bit for bit. The expansion input also serves as an active-low enable input. TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL).0ns 24mA PIN CONFIGURATION 1 20 V CC A0 B0 A1 B1 A2 B2 A B GND 2 4 5 6 8 9 10 19 18 1 16 14 1 12 11 B A B6 A6 B5 A5 B4 A4 SF002 ORDERING INFORMATION DESCRIPTION COMMERCIAL RANGE V CC = 5V ±10%, T amb = 0 C to +0 C PKG DWG # 20-pin plastic DIP NN SOT146-1 20-pin plastic SOL ND SOT16-1 INPUT AND OUTPUT LOADING AND FAN-OUT TABLE PINS DESCRIPTION 4F (U.L.) HIGH/LOW LOAD VALUE HIGH/LOW A0 A Word A inputs 1.0/1.0 20µA/0.6mA B0 B Word B inputs 1.0/1.0 20µA/0.6mA Expansion or Enable input (active Low) 1.0/1.0 20µA/0.6mA Identity output (active Low) 50/ 1.0mA/20mA NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state. LOGIC SYMBOL IEC/IEEE SYMBOL 1 2 4 5 6 8 9 11 A0 B0 A1 B1 A2 B2 A B A4 19 2 4 6 8 11 1 1 5 0 0 COMP A A=B 19 12 B4 V CC = Pin 20 GND = Pin 10 1 14 16 1 18 A5 B5 A6 B6 A B SF0024 9 12 14 18 1 EN B SF0025 May, 1990 2 85 02 99601

LOGIC DIAGRAM FUNCTION TABLE INPUTS OUTPUT A0 B0 A1 B1 A2 B2 A B A4 B4 2 4 5 6 8 9 11 12 19 A, B L A=B* L L A B H H A=B* H H A B H H = High voltage level L = Low voltage level X = Don t care * A0=B0, A1=B1, A2=B2, etc. A5 B5 A6 B6 A B 1 14 16 1 18 1 V CC = Pin 20 GND = Pin 10 SF0026 APPLICATIONS A0 B0 A B A8 B8 A B A16 B16 A2 B2 ENABLE LOW RIPPLE EXPANSION A0 B0 A B A8 B8 A B A16 B16 A2 B2 ENABLE LOW PARALLEL EXPANSION SF002 May, 1990

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL PARAMETER RATING UNIT V CC Supply voltage 0.5 to +.0 V V IN Input voltage 0.5 to +.0 V I IN Input current 0 to +5 ma V OUT Voltage applied to output in High output state 0.5 to V CC V I OUT Current applied to output in Low output state 40 ma T amb Operating free-air temperature range 0 to +0 C T stg Storage temperature range 65 to +0 C RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMITS MIN NOM MAX V CC Supply voltage 4.5 5.0 5.5 V V IH High-level input voltage 2.0 V V IL Low-level input voltage 0.8 V I IK Input clamp current 18 ma I OH High-level output current 1 ma I OL Low-level output current 20 ma T amb Operating free-air temperature range 0 +0 C UNIT DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) LIMITS SYMBOL PARAMETER TEST CONDITIONS 1 MIN TYP 2 MAX UNIT V OH V OL High-level output voltage Low-level output voltage V CC = MIN, V IL = MAX ±10%V CC 2.5 V IH = MIN, I OH = MAX ±5%V CC 2..4 V CC = MIN, V IL = MAX ±10%V CC 0.0 0.50 V IH = MIN, I OL = MAX ±5%V CC 0.0 0.50 V IK Input clamp voltage V CC = MIN, I I = I IK 0. 1.2 V I I Input current at maximum input voltage V CC = MAX, V I =.0V 100 µa I IH High-level input current V CC = MAX, V I = 2.V 20 µa I IL Low-level input current V CC = MAX, V I = 0.5V 0.6 ma I OS Short-circuit output current V CC = MAX 60 0 ma I CC Supply current (total) I CCH V CC = MAX I CCL V V 24 6 ma 24 6 ma NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at V CC = 5V, T amb = 25 C.. Not more than one output should be shorted at a time. For testing I OS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I OS tests should be performed last. May, 1990 4

AC ELECTRICAL CHARACTERISTICS LIMITS SYMBOL PARAMETER TEST CONDITION V CC = +5.0V T amb = +25 C C L = 50pF, R L = 500Ω V CC = +5.0V ± 10% T amb = 0 C to +0 C C L = 50pF, R L = 500Ω UNIT MIN TYP MAX MIN MAX t PLH t PHL Propagation delay An or Bn to Waveform 1, 2.5.0 8.0 8.0 9.5 9.0.5 2.5 11.0 10.5 ns t PLH t PHL Propagation delay to Waveform 2.0.5 5.0 6.5 6.5.0.0.5.5 8.0 ns AC WAVEFORMS For all waveforms, = 1.5V. An, Bn An, Bn t PHL t PLH t PLH t PHL SF0028 SF0029 Waveform 1. For Inverting Outputs Waveform 2. For Non-Inverting Outputs TEST CIRCUIT AND WAVEFORMS PULSE GENERATOR V IN V CC D.U.T. V OUT NEGATIVE PULSE 90% 10% t THL ( t f ) t w t TLH ( t r ) 10% 90% AMP (V) 0V R T C L R L Test Circuit for Totem-Pole Outputs POSITIVE PULSE 10% 90% t TLH ( t r ) t w t THL ( t f ) 90% 10% AMP (V) 0V DEFINITIONS: R L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value. C L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. family 4F Input Pulse Definition INPUT PULSE REQUIREMENTS amplitude rep. rate t w t TLH t THL.0V 1.5V 1MHz 500ns 2.5ns 2.5ns SF00006 May, 1990 5

DIP20: plastic dual in-line package; 20 leads (00 mil) SOT146-1 1990 May 6

SO20: plastic small outline package; 20 leads; body width.5 mm SOT16-1 1990 May

Data sheet status Data sheet status Product status Definition [1] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please consult the most recently issued datasheet before initiating or completing a design. Definitions Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 14). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 409 Sunnyvale, California 94088 409 Telephone 800-24-81 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 10-98 Document order number: 99-50-05129 yyyy mmm dd 8