EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)

Similar documents
EE 330 Lecture 33. Cascaded Amplifiers High-Gain Amplifiers Current Source Biasing

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

EE 330 Lecture 30. Basic amplifier architectures

Chapter 9 Bipolar Junction Transistor

VI. Transistor amplifiers: Biasing and Small Signal Model

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

At point G V = = = = = = RB B B. IN RB f

ECE315 / ECE515 Lecture 11 Date:

Transistor amplifiers: Biasing and Small Signal Model

EE40 Lec 20. MOS Circuits

Biasing the CE Amplifier

EE105 Fall 2014 Microelectronic Devices and Circuits

Lecture 06: Current Mirrors

Advanced Current Mirrors and Opamps

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Input and Output Impedances with Feedback

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

Design of Analog Integrated Circuits

EE100Su08 Lecture #9 (July 16 th 2008)

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

Circle the one best answer for each question. Five points per question.

University of Toronto. Final Exam

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Prof. Paolo Colantonio a.a

Chapter 5. BJT AC Analysis

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

EECS 105: FALL 06 FINAL

Lecture 37: Frequency response. Context

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Based on slides/material by. Topic 3-4. Combinational Logic. Outline. The CMOS Inverter: A First Glance

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

S.E. Sem. III [ETRX] Electronic Circuits and Design I

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Small-Signal Midfrequency BJT Amplifiers

Study Notes on Network Theorems for GATE 2017

Differential Amplifiers (Ch. 10)

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

EE C245 ME C218 Introduction to MEMS Design

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Amplifiers, Source followers & Cascodes

Stability and Frequency Compensation

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

55:041 Electronic Circuits

Chapter 13 Small-Signal Modeling and Linear Amplification

A two-port network is an electrical network with two separate ports

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

LECTURE 44 Averaged Switch Models II and Canonical Circuit Models

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronics II. Midterm #2

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Exact Analysis of a Common-Source MOSFET Amplifier

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

Electronics II. Midterm #2

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Problem Set 4 Solutions

EE 505 Lecture 10. Statistical Circuit Modeling

(Refer Slide Time: 1:49)

JFET Homework. Nov. 4, 2007, rev. Nov. 12, 2015

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare.

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson

EE 330 Lecture 20. Bipolar Device Modeling

Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D

Homework Assignment 09

Lecture 18. Common Source Stage

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

or Op Amps for short

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

Homework Assignment 08

MOS Transistor Properties Review

Lecture 11: J-FET and MOSFET

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

Chapter 13 Bipolar Junction Transistors

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Physics 2112 Unit 20. Outline: Driven AC Circuits Phase of V and I Conceputally Mathematically With phasors

ECE 546 Lecture 11 MOS Amplifiers

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Transcription:

330 Lecture 31 asic Amplifier Analysis High-Gain Amplifiers urrent Source iasing (just introduction)

eview from Last Time ommon mitter onfiguration ommon mitter onsider the following application (this is also a two-port model for this application) g << g 0 A V g m out = r in = 1 g + g π 0 g << g 0 A V out g << g 0 g << g 0 I = I β V in Q t Q V t V Input impedance is mid-range Voltage Gain is Large and Inverting Output impedance is mid-range Widely used as a voltage amplifier

eview from Last Time ommon ollector onfiguration For this application V OUT (this is not a two-port model for this application) V IN ommon ollector A V Small signal parameter domain = gπ + gm g + g + g + g m 0 if g >> g m Q I >> V Q t 1 A V 1 π IQ +Vt I V SS Operating point and model parameter domain g >> g o r +β in π in I >> V Q t β 0 1+g m g>> 1 m 1 g m I >> V Q t Output impedance is low A V0 is positive and near 1 Input impedance is very large Widely used as a buffer Not completely unilateral but output-input transconductance is small 0 V I t Q

eview from Last Time ommon ase Application V OUT (this is not a two-port model for this application) V IN V ommon ase A V gm in <<r 0 out 1 g m A V in I Q Vt Vt I Q <<r 0 out Output impedance is mid-range A V0 is large and positive (equal in mag to that to ) Input impedance is very low Not completely unilateral but output-input transconductance is small

ommon mitter with mitter esistor onfiguration V be g π gm V be g O V V y KL at two non-grounded nodes ( ) ( - ) V g + g + V V g = g V out 0 in m 0 ( ) ( ) V V V V V g + g0 + gπ in- gm = g0 out + gπ in V -g g +g g A V= = - V g g +g g +g +g +g g +g out m 0 π ( ) ( ) in m 0 π 0 π

ommon mitter with mitter esistor onfiguration V be g π gm V be g O V V A V - It can also be shown that r +β in π out

ommon mitter with mitter esistor onfiguration A V - r +β in π out V (this is not a two-port model) Analysis would simplify if g 0 were set to 0 in model Gain can be accurately controlled with resistor ratios Useful for reasonably accurate low gains Input impedance is high

an use these equations only when small signal circuit is XATLY like that shown!!

asic Amplifier Structures 1. ommon mitter/ommon Source 2. ommon ollector/ommon Drain 3. ommon ase/ommon Gate 4. ommon mitter with / ommon Source with S 5. ascode (actually : or S:D cascade) 6. Darlington (special : or S:S cascade) The first 4 are most popular

Why are we focusing on these basic circuits? 1. So that we can develop analytical skills 2. So that we can design a circuit 3. So that we can get the insight needed to design a circuit Which is the most important?

Why are we focusing on these basic circuits? 1. So that we can develop analytical skills 2. So that we can design a circuit 3. So that we can get the insight needed to design a circuit Which is the most important? 1. So that we can get the insight needed to design a circuit 2. So that we can design a circuit 3. So that we can develop analytical skills

Properties/Use of asic Amplifiers and S V D G D S V V SS More practical biasing circuits usually used or D may (or may not) be load

Properties/Use of asic Amplifiers and S V G D S V V SS Large inverting gain Moderate input impedance for JT (high for MOS) Moderate output impedance Most widely used amplifier structure

Properties/Use of asic Amplifiers and D (emitter follower or source follower) V G D S S V V SS More practical biasing circuits usually used or S may (or may not) be load

Properties/Use of asic Amplifiers and D (emitter follower or source follower) V G D S S V V SS Gain very close to +1 (little less) High input impedance for JT (high for MOS) Low output impedance Widely used as a buffer

and G Properties/Use of asic Amplifiers V D G D V V GG S More practical biasing circuits usually used or D may (or may not) be load

and G Properties/Use of asic Amplifiers V D G D V V GG S Large noninverting gain Low input impedance Moderate (or high) output impedance Used more as current amplifier or, in conjunction with D/S to form two-stage cascode

w or SwS Properties/Use of asic Amplifiers V D G D S S V V SS More practical biasing circuits usually used or D may (or may not) be load

Properties/Use of asic Amplifiers w or SwS V D G D S S V V SS easonably accurate but somewhat small gain (resistor ratio) High input impedance Moderate output impedance Used when more accurate gain is required

asic Amplifier haracteristics Summary /S V Large noninverting gain Low input impedance Moderate (or high) output impedance Used more as current amplifier or, in conjunction with D/S to form two-stage cascode /D V SS Gain very close to +1 (little less) High input impedance for JT (high for MOS) Low output impedance Widely used as a buffer /G V Large noninverting gain Low input impedance Moderate (or high) output impedance Used more as current amplifier or, in conjunction with D/S to form two-stage cascode w/ SwS easonably accurate but somewhat small gain (resistor ratio) High input impedance Moderate output impedance Used when more accurate gain is required V

epeat from earlier discussions on amplifiers ascaded Amplifier Analysis and Operation (applicable when all stages are unilateral) S ox1 V 1 ix1 A v01 V 1 V 2 L1 A v02v3 V ix2 3 ox2 V 4 L Vout ix1 L1//iX2 L AV = = AV01 AV02 Vin ix1+s L1// ix2+0x1 L+0X2 Accounts for all loading between stages!

ascaded Amplifier Analysis and Operation (when stages are not unilateral) Standard two-port cascade S V 11 in1 Two-Port Model 1 Two-Port A v0v1 Model 2 o1 V 12 in2 o2 V 13 in3 Two-Port Model 3 o3 V 23 V OUT V 21 V 22 A v0r1v21 A v01v11 A v0r2v22 A v02v12 A v0r3v23 A v03v13 L Analysis quite tedious because of the reverse-gain elements ight-to-left nested inx,a vx approach S V 1 inx -A VoX Model V 2 inx -A V Model V 3 inx -A V Model V 1 in1x A v1xv1 in2x A v2xv2 in3x A v3xv3 L = inx includes effects of all loading A VX s include all loading an not change any loading

nd of Lecture 33