STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

Similar documents
STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

Radiation Performance Data Package MUX8522-S

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R.

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

Radiation Performance Data Package MUX8501-S

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Raymond L. Monnin

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, PRECISION LOW DROPOUT CONTROLLER, MONOLITHIC SILICON REVISIONS

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, VOLTAGE REFERENCE, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

The 74LV08 provides a quad 2-input AND function.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

The 74HC21 provide the 4-input AND function.

DLA LAND AND MARITIME COLUMBUS, OHIO

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

2-input EXCLUSIVE-OR gate

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

The 74LVC1G02 provides the single 2-input NOR function.

The 74LV32 provides a quad 2-input OR function.

PRELIMINARY SPECIFICATION

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

DVSA2800D Series HIGH RELIABILITY HYBRID DC-DC CONVERTERS DESCRIPTION FEATURES

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

The 74LVC1G11 provides a single 3-input AND gate.

DATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

74LV General description. 2. Features. 8-bit addressable latch

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

3.3 V 256 K 16 CMOS SRAM

5.0 V 256 K 16 CMOS SRAM

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND

74AHC1G00; 74AHCT1G00

74AHC2G126; 74AHCT2G126

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

April 2004 AS7C3256A

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

S-1000 Series ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR. Features. Applications. Packages. Seiko Instruments Inc. 1.

(Note 1) RH1086M ADJ 15V CAPACITOR(S) NOT SHOWN BOTTOM VIEW BOTTOM VIEW V IN ADJ 2 INPUT 1 FINAL SPECIFICATIONS SUBJECT TO CHANGE

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

8-bit binary counter with output register; 3-state

Transcription:

REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Drawing updated to reflect current requirements. - ro 03-01-28 R. MONNIN REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/ STNDRD MICROCIRCUIT DRWING THIS DRWING IS VILBLE FOR USE BY LL DEPRTMENTS ND GENCIES OF THE DEPRTMENT OF DEFENSE PREPRED BY SNDR ROONEY CHECKED BY SNDR ROONEY PPROVED BY MICHEL. FRYE DRWING PPROVL DTE 94-04-29 COLUMBUS, OHIO 43216 http://www.dscc.dla.mil MICROCIRCUIT, LINER, CMOS 8-BIT DC WITH OUTPUT MPLIFIER, MONOLITHIC SILICON MSC N/ DSCC FORM 2233 PR 97 DISTRIBUTION STTEMENT. pproved for public release; distribution is unlimited. CGE CODE 67268 1 OF 12 5962-90908 5962-E186-03

1. SCOPE 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness ssurance (RH) levels are reflected in the PIN. 1.2 PIN. The PIN is as shown in the following example: 5962-90908 01 M V X Federal stock class designator RH designator (see 1.2.1) type (see 1.2.2) class designator \ / (see 1.2.3) \/ Drawing number Case outline (see 1.2.4) Lead finish (see 1.2.5) 1.2.1 RH designator. classes Q and V RH marked devices meet the MIL-PRF-38535 specified RH levels and are marked with the appropriate RH designator. class M RH marked devices meet the MIL-PRF-38535, appendix specified RH levels and are marked with the appropriate RH designator. dash (-) indicates a non-rh device. 1.2.2 type(s). The device type(s) identify the circuit function as follows: type Generic number Circuit function 01 D7224U 8-bit DC with output amplifier 1.2.3 class designator. The device class designator is a single letter identifying the product assurance level as follows: class M Q or V requirements documentation Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JN class level B microcircuits in accordance with MIL-PRF-38535, appendix Certification and qualification to MIL-PRF-38535 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style V GDIP1-T18 or CDIP2-T18 18 Dual-in-line 2 CQCC1-N20 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix for device class M. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 2

1.3 bsolute maximum ratings. 1/ VDD to GND... -0.3 V dc, +17 V dc VDD to DGND... -0.3 V dc, +17 V dc VSS to GND... -7 V dc, VDD VSS to DGND... -7 V dc, VDD VDD to VSS... -0.3 V dc, +24 V dc GND to DGND... -0.3 V dc, VDD Digital input voltage to DGND... -0.3 V dc, VDD VREF to GND... -0.3 V dc, VDD VOUT to GND... VSS, VDD Power dissipation (PD)... 450 mw 2/ Storage temperature range... -65 C to +160 C Lead temperature (soldering, 10 seconds)... +300 C Thermal resistance, junction-to-case (θ JC )... See MIL-STD-1835 Thermal resistance, junction-to-ambient (θ J ): Case outline V... 120 C/W Case outline 2... 120 C/W 1.4 Recommended operating conditions. Operating temperature range... -55 C to +125 C 2. PPLICBLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation. SPECIFICTION DEPRTMENT OF DEFENSE MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. STNDRDS DEPRTMENT OF DEFENSE MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines. HNDBOOKS DEPRTMENT OF DEFENSE MIL-HDBK-103 - MIL-HDBK-780 - List of Standard Microcircuit Drawings. Standard Microcircuit Drawings. (Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins venue, Building 4D, Philadelphia, P 19111-5094.) 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ Derate linearly above T = +75 C at 6 mw/ C. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 3

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix for non-jn class level B devices and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix and herein for device class M. 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.3 Truth table. The truth table shall be as specified on figure 2. 3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 3. 3.3 Electrical performance characteristics and post irradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RH product using this option, the RH designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix. 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix. 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-V prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix and herein. 3.7 Certificate of conformance. certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change for device class M. For device class M, notification to DSCC-V of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix. 3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. 3.10 Microcircuit group assignment for device class M. class M devices covered by this drawing shall be in microcircuit group number 80 (see MIL-PRF-38535, appendix ). PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 4

Test Symbol TBLE I. Electrical performance characteristics. Conditions 1/ -55 C T +125 C unless otherwise specified Group subgroups type Min Max Resolution RES 1,2,3 01 8 Bits Limits Unit Relative accuracy R V DD = +14 V, V SS = -5 V, 1 01 ±1 LSB V REF = +10 V 2,3 ±0.5 Total unadjusted error E T V DD = +14 V, V SS = -5 V, 1 01 ±2 LSB V REF = +10 V 2,3 ±1 Differential nonlinearity DNL Guaranteed monotonic 1,2,3 01 ±1 LSB to 8 bits Full scale error E V DD = +14 V, V SS = -5 V, 1 01 ±1.5 LSB V REF = +10 V 2,3 ±1.0 Zero code error ZCE V DD = +16.5 V, 1 01 ±30 mv 11.4 V and 14 V, V SS = -5 V, 2,3 ±20 V REF = V DD 4 V Full scale temp 2/ d E / V DD = 14 V to 16.5 V, 1,2,3 01 ±20 ppm/ C coefficient d T V REF = +10 V Reference input resistance R IN V DD = 14 V 1,2,3 01 8 kω Voltage output slew rate t SR 4 01 2.5 V/µs Reference input capacitance C IN Occurs when DC is loaded with all 1 s Digital input leakage I IN V IN = 0 V or V DD, current V DD = 16.8 V Digital input high voltage V IH V DD = 11.4 V, V REF = V DD 4 V Digital input low voltage V IL V DD = 11.4 V, 4 01 100 pf 1,2,3 01 ±1 µ 7,8 01 2.4 V 7,8 01 0.8 V V REF = V DD 4 V See footnotes at end of table. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 5

Test Positive power supply current Negative power supply current Voltage output settling time Chip select / load DC pulse width TBLE I. Electrical performance characteristics Continued. Symbol I DD I SS Conditions 1/ -55 C T +125 C unless otherwise specified Output unloaded: V IN = V IL or V IH, V DD = 16.5 V, V SS = -5.5 V, V REF = 12.5 V Output unloaded: V IN = V IL or V IH, V DD = 16.5 V, V SS = -5.5 V, V REF = 12.5 V t SL 2/ 3/ positive full-scale change Group subgroups type Min Limits Max 1 01 4 m 2,3 6 1 01 3 m 2,3 5 9,10,11 01 5 µs t LD 2/ 9,10,11 01 200 ns Write / reset pulse width t WR 2/ 9,10,11 01 200 ns Unit Chip select / load DC to write setup time Chip select / load DC to write hold time Data valid to write setup time Data valid to write hold time t CS 2/ 9,10,11 01 0 ns t CH 2/ 9,10,11 01 0 ns t DS 2/ 9,10,11 01 100 ns t DH 2/ 9,10,11 01 10 ns 1/ V DD = +11.4 V to 16.5 V; V SS = -5 V ±10%; GND = D GND = 0 V; V REF = +2 V to (V DO 4 V) unless otherwise specified. 2/ Guaranteed, if not tested, to the limits specified in table I herein. 3/ V REF = +10 V; settling time to ±0.5 LSB. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 6

type 01 Case outlines V 2 Terminal Terminal symbol number 1 V SS NC 2 V OUT V SS 3 V REF V OUT 4 GND V REF 5 DGND GND 6 DB7 (MSB) DGND 7 DB6 DB7 (MSB) 8 DB5 DB6 9 DB4 DB5 10 DB3 DB4 11 DB2 NC 12 DB1 DB3 13 DB0 (LSB) DB2 14 15 16 17 CS WR LDC RESET DB1 DB0 (LSB) CS WR 18 V DD LDC 19 --- RESET 20 --- V DD NC = No connection FIGURE 1. Terminal connections. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 7

RESET LDC WR CS Function H L L L Both registers are transparent H X H X Both registers are latched H H X H Both registers are latched H H L L Input register transparent H H L Input register latched H L L H DC register transparent H L H DC register latched L X X X Both registers loaded with all zeros H H H Both registers latched with all zeros and output remains at zero L L L Both registers are transparent and output follows input data H = High state, L = Low state, X = Don t care FIGURE 2. Truth table. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 8

NOTES: 1. ll input signal rise and fall times measured from 10 % to 90 % of V DD. t r = t f = 20 ns over V DD range. 2. Timing measurement reference level is : ( V INH + V INL ) / 2. FIGURE 3. Timing waveforms. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 9

4. QULITY SSURNCE PROVISIONS 4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix. 4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. 4.2.1 dditional criteria for device class M. a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition B. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015. (2) T = +125 C, minimum. b. Interim and final electrical test parameters shall be as specified in table II herein. 4.2.2 dditional criteria for device classes Q and V. a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883. b. Interim and final electrical test parameters shall be as specified in table II herein. c. dditional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B. 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups, B, C, D, and E inspections (see 4.4.1 through 4.4.4). 4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups, B, C, D, and E inspections (see 4.4.1 through 4.4.4). 4.4.1 Group inspection. a. Tests shall be as specified in table II herein. b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted. c. Subgroup 4 (C IN and T SR measurements) shall be measured only for the initial test and after process or design changes which may affect them. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 10

TBLE II. Electrical test requirements. Test requirements Interim electrical parameters (see 4.2) Final electrical parameters (see 4.2) Group test requirements (see 4.4) Group C end-point electrical parameters (see 4.4) Group D end-point electrical parameters (see 4.4) Group E end-point electrical parameters (see 4.4) Subgroups (in accordance with MIL-STD-883, method 5005, table I) class M Subgroups (in accordance with MIL-PRF-38535, table III) class Q 1 1 1 1,2,3, 1/ 2/ 7,8,9,10,11 1,2,3,4, 2/ 7,8,9,10,11 1,2,3, 1/ 2/ 7,8,9,10,11 1,2,3,4, 2/ 7,8,9,10,11 1 1 1 1 1 1 class V 1,2,3, 1/ 2/ 7,8,9,10,11 1,2,3,4, 2/ 7,8,9,10,11 --- --- --- 1/ PD applies to subgroup 1. 2/ Subgroups 9, 10, and 11 guaranteed to the limits specified in table I if not tested. 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein. 4.4.2.1 dditional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883: a. Test condition B. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883. b. T = +125 C, minimum. c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883. 4.4.2.2 dditional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883. 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 11

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). a. End-point electrical parameters shall be as specified in table II herein. b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RH level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix for the RH level being tested. ll device classes must meet the post irradiation end-point electrical parameter limits as defined in table I at T = +25 C ±5 C, after exposure, to the subgroups specified in table II herein. c. When specified in the purchase order or contract, a copy of the RH delta limits shall be supplied. 5. PCKGING 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix for device class M. 6. NOTES 6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes. 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing. 6.1.2 Substitutability. class Q devices will replace device class M devices. 6.2 Configuration control of SMD's. ll proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal. 6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-V, telephone (614) 692-0544. 6.4 Comments. Comments on this drawing should be directed to DSCC-V, Columbus, Ohio 43216-5000, or telephone (614) 692-0547. 6.5 bbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331. 6.6 Sources of supply. 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-V and have agreed to this drawing. 6.6.2 pproved sources of supply for device class M. pproved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-V. PR 97 STNDRD MICROCIRCUIT DRWING 5962-90908 12

STNDRD MICROCIRCUIT DRWING BULLETIN DTE: 03-01-28 pproved sources of supply for SMD 5962-90908 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-V. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. Standard microcircuit drawing PIN 1/ Vendor CGE number Vendor similar PIN 2/ 5962-9090801MV 24355 D7224UQ/883B 5962-9090801M2 24355 D7224UE/883B 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability. 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing. Vendor CGE number Vendor name and address 24355 nalog s Route 1 Industrial Park P.O. Box 9106 Norwood, M 02062 Point of contact: Bay F-1 Raheen Ind. Estate Limerick, Ireland The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.