MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

Similar documents
Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

MC74AC259, MC74ACT Bit Addressable Latch

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

NE522 High Speed Dual Differential Comparator/Sense Amp

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

MC74AC161, MC74ACT161, MC74AC163, MC74ACT163. Synchronous Presettable Binary Counter

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74VHC14. Hex Schmitt Inverter

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC Bit Magnitude Comparator

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

MC74LCX138MEL. With 5 V Tolerant Inputs

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MC14049B, MC14050B. Hex Buffer

MC74AC259, MC74ACT Bit Addressable Latch

NLSV2T Bit Dual-Supply Inverting Level Translator

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

74AC00, 74ACT00 Quad 2-Input NAND Gate

FST Bit Bus Switch

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

MC74LCX74. Low-Voltage CMOS Dual D-Type Flip-Flop. With 5 V Tolerant Inputs

SN74LS157MEL LOW POWER SCHOTTKY

FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

74FST Bit Bus Switch

MC14049B, MC14050B. Hex Buffer

FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MC14584B. Hex Schmitt Trigger

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

SN74LS138MEL LOW POWER SCHOTTKY

74FST Bit, 4 Port Bus Exchange Switch

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

MC74LV594A. 8-Bit Shift Register with Output Register

MARKING DIAGRAMS ORDERING INFORMATION VHC139 AWLYYWW SOIC 16 D SUFFIX CASE 751B VHC 139 AWLYWW TSSOP 16 DT SUFFIX CASE 948F

MARKING DIAGRAMS ORDERING INFORMATION Figure 1. Pin Assignment VHCT139A AWLYYWW SOIC 16 D SUFFIX CASE 751B VHCT139A AWLYWW

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

MC74VHC245. Octal Bus Buffer/Line Driver

MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

74ALVC Low Voltage 1.8/2.5/3.3 V 16 Bit Buffer. With 3.6 V Tolerant Inputs and Outputs (3 State, Non Inverting)

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

MC10E171, MC100E171. 5VНECL 3-Bit 4:1 Multiplexer

High Performance Silicon Gate CMOS

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

74VHC08 Quad 2-Input AND Gate

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

MC74LCX138 Low Voltage CMOS 3 to 8 Decoder/Demultiplexer With 5 V Tolerant Inputs The MC74LCX138 is a high performance, 3 to 8 decoder/demultiplexer o

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

74HC00. Quad 2-Input NAND Gate. High-Performance Silicon-Gate CMOS

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW

V N (8) V N (7) V N (6) GND (5)

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

onlinecomponents.com

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MC10E163, MC100E163. 5VНECL 2-Bit 8:1 Multiplexer

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

NL17SH02. Single 2-Input NOR Gate

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

MARKING DIAGRAMS DIP PIN ASSIGNMENT ORDERING INFORMATION FUNCTION TABLE CDIP 16 L SUFFIX CASE 620 MC10136L AWLYYWW

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

MC74AC00, MC74ACT00. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC74VHC1GT50 Noninverting Buffer / CMOS Logic Level Shifter

NGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj

NL27WZ00. Dual 2 Input NAND Gate L1 D

74HC32. Quad 2 Input OR Gate. High Performance Silicon Gate CMOS

SN74LS85MEL LOW POWER SCHOTTKY

Transcription:

1 of 8 Decoder/Demultiplexer The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1 of 24 decoder using just three MC74AC138/74ACT138 devices or a 1 of 32 decoder using four MC74AC138/74ACT138 devices and one inverter. Demultiplexing Capability Multiple Input Enable for Easy Expansion Active LOW Mutually Exclusive Outputs Outputs Source/Sink 24 ma ACT138 Has TTL Compatible Inputs These devices are available in Pb free package(s). Specifications herein apply to both standard and Pb free devices. Please see our website at www.onsemi.com for specific Pb free orderable part numbers, or contact your local ON Semiconductor sales office or representative. CC O 0 O 1 O 2 O 3 O 4 O 5 O 6 16 15 14 13 12 11 10 9 16 1 16 16 1 1 DIP 16 N SUFFIX CASE 648 SO 16 D SUFFIX CASE 751B TSSOP 16 DT SUFFIX CASE 948F 16 1 EIAJ 16 M SUFFIX CASE 966 1 2 3 4 5 6 7 A 0 A 1 A 2 E 1 E 2 E 3 O 7 8 GND Figure 1. Pinout: 16 Lead Packages Conductors (Top iew) ORDERING INFORMATION Device Package Shipping MC74AC138N PDIP 16 25 Units/Rail MC74ACT138N PDIP 16 25 Units/Rail MC74AC138D SOIC 16 48 Units/Rail MC74ACT138D SOIC 16 48 Units/Rail A 0 A 1 A 2 E 1 E 2 E 3 MC74AC138DR2 SOIC 16 2500 Tape & Reel O 0 O 1 O 2 O 3 O 4 O 5 O 6 O 7 MC74ACT138DR2 SOIC 16 2500 Tape & Reel MC74AC138DT TSSOP 16 96 Units/Rail MC74ACT138DT TSSOP 16 96 Units/Rail Figure 2. Logic Symbol MC74AC138DTR2 TSSOP 16 MC74ACT138DTR2 TSSOP 16 2500 Tape & Reel 2500 Tape & Reel PIN ASSIGNMENT PIN FUNCTION A 0 A 2 Address Inputs E 1 E 2 Enable Inputs E 3 Enable Input O 0 O 7 Outputs MC74AC138M MC74ACT138M EIAJ 16 EIAJ 16 50 Units/Rail 50 Units/Rail MC74AC138MEL EIAJ 16 2000 Tape & Reel MC74ACT138MEL EIAJ 16 2000 Tape & Reel DEICE MARKING INFORMATION See general marking information in the device marking section on page 6 of this data sheet. Semiconductor Components Industries, LLC, 2006 March, 2006 Rev. 6 1 Publication Order Number: MC74AC138/D

FUNCTIONAL DESCRIPTION The MC74AC138/74ACT138 high speed 1 of 8 decoder/demultiplexer accepts three binary weighted inputs (A 0, A 1, A 2 ) and, when enabled, provides eight mutually exclusive active LOW outputs (O 0 O 7 ). The MC74AC138/74ACT138 features three Enable inputs, two active LOW (E 1, E 2 ) and one active HIGH (E 3 ). All outputs will be HIGH unless E 1 and E 2 are LOW and E 3 is HIGH. This multiple enabled function allows easy parallel expansion of the device to a 1 of 32 (5 lines to 32 lines) decoder with just four MC74AC138/74ACT138 devices and one inverter (See Figure 4). The MC74AC138/74ACT138 can be used as an 8 output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state. TRUTH TABLE Inputs Outputs E 1 E 2 E 3 A 0 A 1 A 2 O 0 O 1 O 2 O 3 O 4 O 5 O 6 O 7 H X X X X X H H H H H H H H X H X X X X H H H H H H H H X X L X X X H H H H H H H H L L H L L L L H H H H H H H L L H H L L H L H H H H H H L L H L H L H H L H H H H H L L H H H L H H H L H H H H L L H L L H H H H H L H H H L L H H L H H H H H H L H H L L H L H H H H H H H H L H L L H H H H H H H H H H H L H = HIGH oltage Level L = LOW oltage Level X = Immaterial A 2 A E E 1 A 1 E 2 3 0 0 7 0 6 0 5 0 4 0 3 0 2 0 1 0 0 NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Figure 3. Logic Diagram 2

A 0 A 1 A 2 04 A 3 A 4 H 123 123 123 123 A 0 A 1 A 2 E A 0 A 1 A 2 E A 0 A 1 A 2 E A 0 A 1 A 2 E 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 0 0 31 Figure 4. Expansion to 1 of 32 Decoding MAXIMUM RATINGS* Symbol Parameter alue Unit CC DC Supply oltage (Referenced to GND) 0.5 to +7.0 IN DC Input oltage (Referenced to GND) 0.5 to CC +0.5 OUT DC Output oltage (Referenced to GND) 0.5 to CC +0.5 I IN DC Input Current, per Pin ±20 ma I OUT DC Output Sink/Source Current, per Pin ±50 ma I CC DC CC or GND Current per Output Pin ±50 ma T stg Storage Temperature 65 to +150 C *Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Typ Max Unit CC Supply oltage AC 2.0 5.0 6.0 ACT 4.5 5.0 5.5 IN, OUT DC Input oltage, Output oltage (Ref. to GND) 0 CC t r, t f Input Rise and Fall Time (Note 1) AC Devices except Schmitt Inputs t r, t f Input Rise and Fall Time (Note 2) ACT Devices except Schmitt Inputs CC @ 3.0 150 CC @ 4.5 40 ns/ CC @ 5.5 25 CC @ 4.5 10 CC @ 5.5 8.0 T J Junction Temperature (PDIP) 140 C T A Operating Ambient Temperature Range 40 25 85 C I OH Output Current High 24 ma I OL Output Current Low 24 ma 1. IN from 30% to 70% CC ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. IN from 0.8 to 2.0 ; see individual Data Sheets for devices that differ from the typical input rise and fall times. ns/ 3

DC CHARACTERISTICS IH IL Symbol Parameter OH Minimum High Level Input oltage Maximum Low Level Input oltage Minimum High Level Output oltage CC () 74AC T A = +25 C Typ 74AC T A = 40 C to +85 C Guaranteed Limits Unit Conditions 3.0 1.5 2.1 2.1 OUT = 0.1 4.5 2.25 3.15 3.15 or CC 0.1 5.5 2.75 3.85 3.85 3.0 1.5 0.9 0.9 OUT = 0.1 4.5 2.25 1.35 1.35 or CC 0.1 5.5 2.75 1.65 1.65 3.0 2.99 2.9 2.9 I OUT = 50 μa 4.5 4.49 4.4 4.4 5.5 5.49 5.4 5.4 OL Maximum Low Level Output oltage * IN = IL or IH 3.0 2.56 2.46 12 ma 4.5 3.86 3.76 I OH 24 ma 5.5 4.86 4.76 24 ma 3.0 0.002 0.1 0.1 I OUT = 50 μa 4.5 0.001 0.1 0.1 5.5 0.001 0.1 0.1 I IN Maximum Input Leakage Current * IN = IL or IH 3.0 0.36 0.44 12 ma 4.5 0.36 0.44 I OL 24 ma 5.5 0.36 0.44 24 ma 5.5 ±0.1 ±1.0 μa I = CC, GND I OLD Minimum Dynamic 5.5 75 ma OLD = 1.65 Max I OHD Output Current 5.5 75 ma OHD = 3.85 Min I CC Maximum Quiescent Supply Current 5.5 8.0 80 μa IN = CC or GND *All outputs loaded; thresholds on input associated with output under test. Maximum test duration 2.0 ms, one output loaded at a time. NOTE: I IN and I CC @ 3.0 are guaranteed to be less than or equal to the respective limit @ 5.5 CC. 4

AC CHARACTERISTICS (For Figures and Waveforms See Section 3 of the ON Semiconductor FACT Data Book, DL138/D) Symbol t PLH t PHL t PLH t PHL t PLH t PHL Parameter CC * () 74AC T A = +25 C C L = 50 pf 74AC T A = 40 C to +85 C C L = 50 pf Min Typ Max Min Max A n to O n 3.3 5.0 1.5 1.5 8.5 6.5 13.0 9.5 1.5 1.5 15.0 10.5 3.3 1.5 8.0 12.5 1.5 14.0 A n to O n 5.0 1.5 6.0 9.0 1.5 10.5 3.3 1.5 11.0 15.0 1.5 16.0 E 1 or E 2 to O n 5.0 1.5 8.0 11.0 1.5 12.0 3.3 1.5 9.5 13.5 1.5 15.0 E 1 or E 2 to O n 5.0 1.5 7.0 9.5 1.5 10.5 3.3 1.5 11.0 15.5 1.5 16.5 E 3 to O n 5.0 1.5 8.0 11.0 1.5 12.5 3.3 1.5 8.5 13.0 1.5 14.0 E 3 to O n 5.0 1.5 6.0 8.0 1.0 9.5 *oltage Range 3.3 is 3.3 ±0.3. *oltage Range 5.0 is 5.0 ±0.5. Unit ns ns ns ns ns ns Fig. No. 3 6 3 6 3 6 3 6 3 6 3 6 DC CHARACTERISTICS IH IL Symbol OH Minimum High Level Input oltage Maximum Low Level Input oltage Minimum High Level Output oltage Parameter CC () 74ACT T A = +25 C Typ 74ACT T A = 40 C to +85 C Guaranteed Limits Unit Conditions 4.5 1.5 2.0 2.0 OUT = 0.1 5.5 1.5 2.0 2.0 or CC 0.1 4.5 1.5 0.8 0.8 OUT = 0.1 5.5 1.5 0.8 0.8 or CC 0.1 4.5 4.49 4.4 4.4 5.5 5.49 5.4 5.4 I OUT = 50 μa OL Maximum Low Level Output oltage * IN = IL or IH 4.5 3.86 3.76 24 ma I 5.5 4.86 4.76 OH 24 ma 4.5 0.001 0.1 0.1 I OUT = 50 μa 5.5 0.001 0.1 0.1 I IN Maximum Input Leakage Current * IN = IL or IH 4.5 0.36 0.44 24 ma I 5.5 0.36 0.44 OL 24 ma 5.5 ±0.1 ±1.0 μa I = CC, GND ΔI CCT Additional Max. I CC /Input 5.5 0.6 1.5 ma I = CC 2.1 I OLD Minimum Dynamic 5.5 75 ma OLD = 1.65 Max I OHD Output Current 5.5 75 ma OHD = 3.85 Min I CC Maximum Quiescent Supply Current *All outputs loaded; thresholds on input associated with output under test. Maximum test duration 2.0 ms, one output loaded at a time. 5.5 8.0 80 μa IN = CC or GND 5

AC CHARACTERISTICS (For Figures and Waveforms See Section 3 of the ON Semiconductor FACT Data Book, DL138/D) t PLH t PHL t PLH t PHL t PLH t PHL Symbol Parameter CC * () 74ACT T A = +25 C C L = 50 pf 74ACT T A = 40 C to +85 C C L = 50 pf Min Typ Max Min Max A n to O n 5.0 1.5 7.0 10.5 1.5 11.5 ns 3 6 A n to O n 5.0 1.5 6.5 10.5 1.5 11.5 ns 3 6 E 1 or E 2 to O n 5.0 2.5 8.0 11.5 2.0 12.5 ns 3 6 E 1 or E 2 to O n 5.0 2.0 7.5 11.5 2.0 12.5 ns 3 6 E 3 to O n 5.0 2.5 8.0 12.0 2.0 13.0 ns 3 6 E 3 to O n 5.0 2.0 6.5 10.5 1.5 11.5 ns 3 6 *oltage Range 5.0 is 5.0 ± 0.5 CAPACITANCE Symbol Parameter alue Typ Unit Unit Test Conditions C IN Input Capacitance 4.5 pf CC = 5.0 C PD Power Dissipation Capacitance 60 pf CC = 5.0 Fig. No. MARKING DIAGRAMS DIP 16 SO 16 TSSOP 16 EIAJ 16 MC74AC138N AWLYYWW AC138 AWLYWW AC 138 ALYW 74AC138 ALYW MC74ACT138N AWLYYWW ACT138 AWLYWW ACT 138 ALYW 74ACT138 ALYW A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week 6

PACKAGE DIMENSIONS 16 H A 1 8 G F 9 D 16 PL B S C K 0.25 (0.010) M T PDIP 16 N SUFFIX 16 PIN PLASTIC DIP PACKAGE CASE 648 08 ISSUE R SEATING T PLANE A M J L M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. INCHES MILLIMETERS DIM MIN MAX MIN MAX A 0.740 0.770 18.80 19.55 B 0.250 0.270 6.35 6.85 C 0.145 0.175 3.69 4.44 D 0.015 0.021 0.39 0.53 F 0.040 0.70 1.02 1.77 G 0.100 BSC 2.54 BSC H 0.050 BSC 1.27 BSC J 0.008 0.015 0.21 0.38 K 0.110 0.130 2.80 3.30 L 0.295 0.305 7.50 7.74 M 0 10 0 10 S 0.020 0.040 0.51 1.01 SO 16 D SUFFIX 16 PIN PLASTIC SOIC PACKAGE CASE 751B 05 ISSUE J T SEATING PLANE 16 9 1 8 G A K B D 16 PL 0.25 (0.010) M T B S A S P 8 PL 0.25 (0.010) M B S C M R X 45 J F NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS INCHES DIM MIN MAX MIN MAX A 9.80 10.00 0.386 0.393 B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.054 0.068 D 0.35 0.49 0.014 0.019 F 0.40 1.25 0.016 0.049 G 1.27 BSC 0.050 BSC J 0.19 0.25 0.008 0.009 K 0.10 0.25 0.004 0.009 M 0 7 0 7 P 5.80 6.20 0.229 0.244 R 0.25 0.50 0.010 0.019 7

PACKAGE DIMENSIONS 0.15 (0.006) T 0.15 (0.006) T 0.10 (0.004) T SEATING PLANE L U PIN 1 IDENT. U D S S 2X L/2 C 16X K REF 16 9 1 8 A TSSOP 16 DT SUFFIX 16 PIN PLASTIC TSSOP PACKAGE CASE948F 01 ISSUE O 0.10 (0.004) M T U S S G B U H N N J J1 F DETAIL E DETAIL E K K1 ÇÇÇ ÉÉÉ SECTION N N 0.25 (0.010) M W NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE W. MILLIMETERS INCHES DIM MIN MAX MIN MAX A 4.90 5.10 0.193 0.200 B 4.30 4.50 0.169 0.177 C 1.20 0.047 D 0.05 0.15 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BSC 0.026 BSC H 0.18 0.28 0.007 0.011 J 0.09 0.20 0.004 0.008 J1 0.09 0.16 0.004 0.006 K 0.19 0.30 0.007 0.012 K1 0.19 0.25 0.007 0.010 L 6.40 BSC 0.252 BSC M 0 8 0 8 e 16 9 1 Z b D A H E A 1 0.13 (0.005) M 0.10 (0.004) 8 E EIAJ 16 M SUFFIX 16 PIN PLASTIC EIAJ PACKAGE CASE966 01 ISSUE O IEW P M L E Q 1 L DETAIL P c NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018). MILLIMETERS INCHES DIM MIN MAX MIN MAX A 2.05 0.081 A 1 0.05 0.20 0.002 0.008 b 0.35 0.50 0.014 0.020 c 0.18 0.27 0.007 0.011 D 9.90 10.50 0.390 0.413 E 5.10 5.45 0.201 0.215 e 1.27 BSC 0.050 BSC H E 7.40 8.20 0.291 0.323 L 0.50 0.85 0.020 0.033 L E 1.10 1.50 0.043 0.059 M 0 10 0 10 Q 1 0.70 0.90 0.028 0.035 Z 0.78 0.031 8

Notes 9

Notes 10

Notes ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082 1312 USA Phone: 480 829 7710 or 800 344 3860 Toll Free USA/Canada Fax: 480 829 7709 or 800 344 3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2 9 1 Kamimeguro, Meguro ku, Tokyo, Japan 153 0051 Phone: 81 3 5773 3850 11 ON Semiconductor Website: Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative. MC74AC138/D

1-of-8 Decoder/Demultiplexer Ordering Information Product Pins Package Container Type Qty. MC74ACT138DTR2G 16 SOIC Tube 48 MC74ACT138DR2G 16 SOIC Tape & Reel 2500 MC74ACT138DTR2G 16 TSSOP Tape & Reel 2500