Practice 3: Semiconductors

Similar documents
Lecture 3: CMOS Transistor Theory

MOS Transistor Properties Review

MOS Transistor I-V Characteristics and Parasitics

Lecture 12: MOSFET Devices

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOS Transistor Theory

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 4: CMOS Transistor Theory

Microelectronics Part 1: Main CMOS circuits design rules

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

ECE 342 Electronic Circuits. 3. MOS Transistors

MOSFET: Introduction

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

EE105 - Fall 2005 Microelectronic Devices and Circuits

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

EE105 - Fall 2006 Microelectronic Devices and Circuits

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

The Physical Structure (NMOS)

MOSFET Physics: The Long Channel Approximation

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

The Devices: MOS Transistors

VLSI Design The MOS Transistor

ECE 546 Lecture 10 MOS Transistors

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

ECE315 / ECE515 Lecture-2 Date:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Device Models (PN Diode, MOSFET )

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 5: CMOS Transistor Theory

Lecture 11: MOS Transistor

ECE 497 JS Lecture - 12 Device Technologies

Chapter 4 Field-Effect Transistors

Device Models (PN Diode, MOSFET )

EE 560 MOS TRANSISTOR THEORY

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

Lecture 11: MOSFET Modeling

MOS Transistor Theory

Integrated Circuits & Systems

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

FIELD-EFFECT TRANSISTORS

The Devices. Devices

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

6.012 Electronic Devices and Circuits Spring 2005

Introduction and Background

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

The Intrinsic Silicon

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

EECS 141: FALL 05 MIDTERM 1

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

CMOS Inverter (static view)

MOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

Chapter 13 Small-Signal Modeling and Linear Amplification

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

N Channel MOSFET level 3

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

EE5311- Digital IC Design

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CS/EE N-type Transistor

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Important! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

Microelectronics Main CMOS design rules & basic circuits

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Chapter 2 MOS Transistor theory

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Section 12: Intro to Devices

The Gradual Channel Approximation for the MOSFET:

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

P-MOS Device and CMOS Inverters

EE382M-14 CMOS Analog Integrated Circuit Design

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs

The Devices. Jan M. Rabaey

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

ECE-305: Fall 2017 MOS Capacitors and Transistors

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

DC and Transient Responses (i.e. delay) (some comments on power too!)

Lecture 12: MOS Capacitors, transistors. Context

Transcription:

Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012

VLSI Fabrication Process

VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given process flow/timeframe independent of the number of devices fabricated. One of the most important inventions of the 20 th Century. Similar to a printing press. 3

VLSI Transistor Fabrication P-type Substrate Well Definition Gate Oxide Polysilicon Diffusion Implants Interconnect 4

VLSI nmos Transistor nmos Source is defined as lower voltage Substrate voltage (body) is shared by all nmos transistors 5

MOS Operation

MOS Operation Terminals and Sizes 7

MOS Operation Cut Off VGS<VT The channel is not Inverted. IDS=0 V gs = 0 + - g + - V gd s d n+ n+ p-type body b 8

MOS Operation Linear Region VGS>VT The channel is Inverted. VDS>0 The channel has an equivalent resistance. The current is approximately V DS /R eq. But how is this estimated? We can integrate the charge over the channel, because: I Q polysilicon gate W t ox n+ L n+ p-type body SiO2 gate oxide (good insulator, ox = 3.9) 9

MOS Operation Linear Region Charge Density: Velocity: Current estimation: Q x C x V x dx dx ox C x Cpp _ ox W dx CoxWdx t ox V x V V V V V x V cap GS XS T GS T Q x dx CoxW VGS V x VT dx dx x x dv x dv x I x Q x x CoxW VGS V x VT dx dx C pp l A 2 m V m sec m V sec 10

MOS Operation Linear Region Integrate the total current in the channel: xd xs I V V K V V DS GT DS D I x dx C V V oxw VGS V x VT dv x S V IDS L CoxW VGS VT VDS 2 V 2 2 DS 2 DS W K Cox L 11

MOS Operation Saturation Region VGS>VT The channel is Inverted. VDS>VGS-VT The channel is pinched off. The voltage drop over the channel is constant (VGS-VT). The channel resistance is almost constant. Therefore the current is almost constant. KN I V V 2 2 DS GS Tn 12

MOS Operation Velocity Saturation VGS>VT The channel is Inverted. For a high electric field, the mobility becomes saturated. We will call the VDS at which this happens VDSAT Increasing VDS past VDSAT will not increase the current. V IDS KN VGS VTn VDSATn 2 DSATn 2 13

MOS Operation Channel Length Modulation Is the resistance truly constant as VDS increases? No, it gets smaller. The depletion region of the Drain digs in to the channel. The effective length is reduced. We call this effect Channel Length Modulation This is almost linearly dependent on VDS. We will characterize this effect with a coefficient: λ I CLM I 1V DS DS DS During linear operation, this effect is almost negligible 14

MOS Operation Summary V min V, V, V DS, eff DS DSAT GT VGT VGS VT W N KN NCox L N V 2 DS, eff DS N GT DS eff DS I K V V 1 V, 2 15

Examples

Trick Question: Moed Aleph 2009-10 17

Example: Linear vs. Saturation Consider a process with: 2 cm Lmin 0.4m tox 8nm n 450 VT 0.7V 0 ox 3.45 10 V s WN 8 For a long channel transistor with m : 0.8m Bias the transistor as a current source with of 100μA. First we will calculate the Transconductance: C k ox ox t 810 m m ox 11 3.45 10 3 F ff 4.32 10 4.32 9 2 2 2 cm ff 6 F A 2 2 ' C 450 4.32 1.94 10 194 V s m V s V n n ox ' W A 8m A k N n kn 194 1.94m L 2 2 N V 0.8m V L N 11 18

Example: Linear vs. Saturation To use our nmos as a current source, we need to bias it in the Saturation region: KN I 2 DS VGS VTn 100 A 2 VGS 1.02V But we still need to make sure we are in saturation, so: V V V 0.32V DS GS T 19

Example: Linear vs. Saturation Now use the device as a resistor with R=1kΩ. We now want to operate our transistor in the linear region with a very small VDS. R V I K V V K V V 2 2 DS DS N GT DS N GT DS eq VDS VDS 1 1000 I K V V K V DS N GT DS N GT 1 1000 V 0.7 0.52V V 1.22V 6 194 10 10 VGS 0.7 GS GS 20

The Body Effect

The Body Effect - Introduction The threshold voltage (VT) of a transistor is affected by a non-zero potential between the Source and Body: V V 0 2 V 2 T T F SB F nmos pmos Φ F - + γ + - V SB + - 22

The Body Effect - Example Moed Aleph, Semester B, 2008-9 23

The Body Effect - Example The threshold voltage of a pmos was measured at standard conditions to be V Tp (V BS =0)=-0.4V. Given a body effect coefficient of -0.4 and Fermi Potential of 0.3V, calculate the threshold voltage with a Reverse Body Bias of 2.5V. V V 0 2 V 2 T T F SB F 0.4 0.4 0.6 2.5 0.6 0.4 0.40.98 0.79V 24