Generation of Four Phase Oscillators Using Op Amps or Current Conveyors

Size: px
Start display at page:

Download "Generation of Four Phase Oscillators Using Op Amps or Current Conveyors"

Transcription

1 J. of Active and Passive Electronic Devices, Vol. 0, pp Reprints available directly from the publisher Photocopying permitted by license only 205 Old City Publishing, Inc. Published by license under the OCP Science imprint, a member of the Old City Publishing Group Generation of Four Phase Oscillators Using Op Amps or Current Conveyors Ahmed M Soliman,* and Chun Ming Chang 2 Electronics and Communication Engineering Department, Cairo University, Egypt 2 Department of Electrical Engineering, Chung Yuan Christian University, Chung-Li, 32023, Taiwan A novel four phase oscillator circuit using two balanced output Op Amps is given. The circuit considered is generated from a two integrator loop oscillator circuit which uses three single input Op Amps and employs the minimum number of capacitors namely two. An equivalent current conveyor circuit which employs grounded resistors and capacitors is obtained from the three Op Amp circuit by equivalent block replacement. Another equivalent unity gain cells four phase oscillator realizing the same characteristic equation and using two grounded capacitors is also given. Nodal Admittance Matrix (NAM) expansion is used to generate the family of current conveyor four phase oscillators. Spice Simulation results are given. Keywords: Four-phase oscillators, Balanced output Op Amp, unity gain cells, current conveyor.. INTRODUCTION Sinusoidal oscillators are basic building blocks in active circuits and have several applications in electronics and communication circuits [-4].This paper is partially a review paper and starts by summarizing the two integrator loop oscillators realized using three single input Op Amps which is used as the basic circuit in realizing a novel four phase oscillator circuit using two balanced output Op Amps. *Corresponding author: asoliman@ieee.or pp JAPED indd 207 7/28/205 :4:6 PM

2 208 Ahmed M Soliman and Chun Ming Chang Recently there has been an interest in the realization of four phase oscillators [5-6]. The four phase oscillators generate four sinusoidal signals with a phase shift of 90 degrees between each two successive signals. Their applications are in signal processing and measurements [5]. The four phase oscillator can also be used as a floating output quadrature oscillator [5]. The circuit introduced in [5] is based on using two differential output current inverter buffered amplifiers (DO-CIBA) as basic building blocks. The circuit uses two grounded capacitors and four floating resistors. The circuit introduced in [6] is based on using four differential voltage current conveyors (DVCC) [7] as well as two grounded capacitors and four resistors, three of them are floating. In this paper a family of six circuits using grounded capacitors as well as grounded resistors and using current conveyors (CCII) [8] and inverting current conveyors (ICCII) [9] are generated using NAM expansion. 2. OP AMP BASED OSCILLATORS 2.. Three single input Op Amp oscillators Three alternative circuits are given in Fig. and will be summarized in this section. FIGURE (A) The three single input Op Amps oscillator [] pp JAPED indd 208 7/28/205 :4:6 PM

3 generation of Four Phase Oscillators Using Op Amps 209 The first circuit given in this paper is the three Op Amp two integrator loop circuit shown in Fig. a. It employs three single input Op Amps, two floating capacitors and four floating resistors []. Assuming ideal Op Amps the Nodal admittance Matrix (NAM) equation of the circuit is given by: Y= sc G G 2 sc () 2 The radian frequency of oscillation is given by: GG 2 ω o = CC 2 (2) This circuit has the disadvantage of having no independent control on the oscillation condition. A modification to the circuit of Fig. a to provide control on the oscillation condition was given in references [2] and is shown in Fig. (b). Its NAM equation is given by: FIGURE (B) The modified single input Op Amps oscillator pp JAPED indd 209 7/28/205 :4:6 PM

4 20 Ahmed M Soliman and Chun Ming Chang FIGURE (C) The modified single input Op Amps oscillator sc Y = GG 4 G G G 2 sc2 + G3 (3) The condition of oscillation can be controlled by G 4 and is given by: C C 2 4 = GG GG 3 (4) Although the circuit has now a control on the oscillation condition, the quadrature output property however is lost due to the connection of G 4. The circuit Fig. c represents a modified version to the circuit of Fig. (b) by changing position of G 4. This represents an alternative form to the recently reported three Op Amp oscillator circuit with independent control on both the condition of oscillation and on the frequency of oscillation [3-4]. The NAM equation for this circuit is given by: pp JAPED indd 20 7/28/205 :4:7 PM

5 generation of Four Phase Oscillators Using Op Amps 2 FIGURE 2 The modified single input Op Amps oscillator Y= sc G G 2 sc2+ G3 G (5) 4 The characteristic equation in this case is given by: 2 s CC + s C (G G ) + GG = 0 (6) The condition of oscillation is given by: G 3 = G 4 (7) The condition of oscillation is controlled by G 3 or G 4 without affecting the radian frequency of oscillation which is given by Eq. (2) and is independently controlled by G or G 2 without affecting the condition of oscillation. 2.2 New two balanced output two Op Amp oscillator circuit A new four phase oscillator circuit using two balanced output Op Amps is shown in Fig. 2. The circuit is generated from Fig. (c) by removing the inverting stage and utilizing the inverting output of the second op Amp and connecting it to the inverting input through G 4. The circuit has the same NAM equation as given by (5). This is a very attractive four phase oscillator circuit pp JAPED indd 2 7/28/205 :4:7 PM

6 22 Ahmed M Soliman and Chun Ming Chang FIGURE 3(A) Four phase unity gain cells grounded capacitor oscillator [4] 3. UNITY GAIN CELLS BASED OSCILLATORS It is important here to review a recently reported grounded capacitor four phase oscillator using unity gain cells [4]. The circuit is shown in Fig. 3(a) and has the same characteristic equation given by (6). Its NAM equation however is different from that given in (5) and is given by: Y= sc G G 2 sc2 + G3 G (8) 4 The three types of unity gain cells used are defined as follows: The Voltage Inverter (VI) is defined by: I 0 0 V V2 = 0 (9) I2 The Current Follower (CF) is defined by: V 0 0 I I2 = 0 V (0) pp JAPED indd 22 7/28/205 :4:7 PM

7 generation of Four Phase Oscillators Using Op Amps 23 The Current Inverter (CI) is defined by: V 0 0 I = I2 0 V () 2 Next grounded resistor and grounded capacitor four phase oscillators are considered. 4. CURRENT CONVEYOR BASED OSCILLATORS For completeness the definitions of CCII and ICCII are given next. The CCII is defined by [8]: IY VX IZ = ± 0 VY IX VZ (2) The positive sign in the third row applies to CCII+ whereas the negative sign is for CCII-. The ICCII is defined by [9]: IY VX IZ = ± 0 VY IX VZ (3) The positive sign in the third row applies to ICCII+ whereas the negative sign is for ICCII-. A new grounded resistors and grounded capacitors four phase oscillator is obtained from Fig. (c) by realizing each of the three building blocks using CCII or ICCII as shown in Fig. 3(b). The parasitic resistances R X and R X2 can be absorbed in R and R 2 respectively. The parasitic capacitances C Z and C Z2 + C Z3 can be absorbed in C and C 2 respectively. This circuit however is affected by the parasitic resistances R X3. In this section a family of four phase oscillators is generated from Eq. (5) using the conventional systematic synthesis framework using NAM expansion presented in [0-2] pp JAPED indd 23 7/28/205 :4:8 PM

8 24 Ahmed M Soliman and Chun Ming Chang FIGURE 3(B) Equivalent circuit to Fig. (c) using CCII-, ICCII+ and ICCII- Starting from Eq. (5) and add a third blank row and column and then connect a voltage mirror (VM) between nodes 2 and 3 and a norator between nodes and 3 in order to move G from the, 2 position to the diagonal position 3, 3 to become G as follows: Y= sc G sc + G G G (4) Adding a fourth blank row and column to the above equation and then connect a VM between nodes and 4 and a CM between rows 2 and 4 in order to move G 2 from the 2, position to the diagonal position 4, 4,the following NAM is obtained: Y= sc 0 0 sc + G G G G 2 (5) pp JAPED indd 24 7/28/205 :4:8 PM

9 generation of Four Phase Oscillators Using Op Amps 25 FIGURE 4(A) Four phase grounded passive element oscillator circuit. Adding a fifth blank row and column to the above equation and then connect a nullator between nodes 2 and 5 and a CM between nodes 2 and 5 in order to move G 4 from the 2, 2 position to the diagonal position 5, 5 to become G 4 the following NAM is obtained: Y = sc sc + G G G G 4 (6) The above equation is realized as a five node circuit using one nullator, one norator, two VM and two CM. Noting that the nullator and CM with a common terminal realize a CCII+ acting as a negative impedance converter (NIC) and the circuit shown in Fig. 4a using one ICCII and one ICCII+ and a CCII+ is obtained. An alternative realization is obtained from the following NAM equation: pp JAPED indd 25 7/28/205 :4:8 PM

10 26 Ahmed M Soliman and Chun Ming Chang Y= sc sc2 + G G G G 4 (7) The above equation is realized as a five node circuit using two norators, three VM and one CM. Noting that the VM and norator with a common terminal realizes an ICCII acting as an NIC and the circuit is shown in Fig. 4b using two ICCII and one ICCII+. In order to generate the complete family of four-phase oscillators, Fig. 5 is generated from Fig. 4(a) or (b) by replacing CCII or ICCII by generalized conveyor (GC) which is defined by: IY VX IZ = a K 0 VY IX VZ (8) The characteristic equation for the circuit of Fig. 5 is given by: FIGURE 4(B) Four phase grounded passive element oscillator circuit pp JAPED indd 26 7/28/205 :4:9 PM

11 generation of Four Phase Oscillators Using Op Amps 27 FIGURE 5 Generalized conveyor grounded passive element oscillator 2 scc + s C [G - a K G ] - ak akgg = 0 (9) The necessary conditions of oscillation are given by: a K a 2 K 2 = - (20) G 3 =G 4 (2) There are 6 oscillator circuits that satisfy Eq. (20) and are included in Table. From these oscillators only six circuits realize four-phase oscillator circuits as shown in the right column of Table. 5. SIMULATION RESULTS The active building block used in all simulations included in this paper is the differential voltage current conveyor (DVCC) [7]. The DVCC is defined as a five port building block with a describing matrix of the form: V I I I I X Y Y2 Z+ Z I V = V V V X Y Y2 Z+ Z- (22) pp JAPED indd 27 7/28/205 :4:9 PM

12 28 Ahmed M Soliman and Chun Ming Chang TABLE Sixteen alternative realizations obtained from the circuit of Fig.5 Circuit a K a 2 K 2 a 3 K 3 GC GC 2 GC 3 Four Phase ICCII+ CCII+ CCII+ No CCII- CCII+ CCII+ No CCII+ ICCII+ CCII+ No CCII+ CCII- CCII+ No CCII- ICCII- CCII+ No ICCII+ ICCII- CCII+ Yes ICCII- CCII- CCII+ No ICCII- ICCII+ CCII+ Yes ICCII+ CCII+ ICCII- No CCII- CCII+ ICCII- No CCII+ ICCII+ ICCII- Yes CCII+ CCII- ICCII- No CCII- ICCII- ICCII- Yes ICCII+ ICCII- ICCII- Yes ICCII- CCII- ICCII- No ICCII- ICCII+ ICCII- Yes The DVCC is a very powerful building block as it realizes each of CCII+, CCII-, ICCII+ and ICCII- as special cases. Fig. 6 represents the CMOS- DVCC circuit [7], the transistor aspect ratios are given in Table 2 based on the 0.5mm CMOS model from MOSIS. The supply FIGURE 6 CMOS circuit of the CCII or ICCII [7] pp JAPED indd 28 7/28/205 :4:9 PM

13 generation of Four Phase Oscillators Using Op Amps 29 TABLE 2 Dimensions of the MOS Transistors of Figure 6 MOS Transistors W(μm) / L(μm) M, M 2, M 3, and M 4 2.5/ M 5 and M 6 8/ M 2, M 3, M 4, M 5, and M 6 20/2.5 M 7 and M 8 0/ M 9, M 0, M, M 7, and M 8 40/2 voltages used are ±.5 V and V B = V and V B2 = 0.33V.The Spice simulation results for two of the four phase oscillator circuits are shown in Fig.7 Fig. 7(a) represents the output voltage waveform of the oscillator of Fig. 4(a) designed for oscillation radian frequency equal to 0 M rad/s by taking C = C 2 = 0 pf, R = R 2 =0 kohm, R 3 =R 4 = 20 kohm. Total power dissipation equal to m-w. FIGURE 7(A) CMOS circuit of the CCII or ICCII [7] pp JAPED indd 29 7/28/205 :4:20 PM

14 220 Ahmed M Soliman and Chun Ming Chang FIGURE 7(B) The output waveforms of circuit 2 in Fig. 4(b) Fig. 7(b) represents the output voltage waveform of the oscillator of Fig. 4(b) designed for same frequency as before. Total power dissipation equal to m-w. 6. CONCLUSIONS A novel four phase oscillator circuit using two balanced output Op Amps. Six new four phase oscillators are generated using NAM expansion. Simulation results are included for two of the six phase oscillator circuits. REFERENCES [] M.E. Van Valkenburg. Analog Filter Design, Holt, Rinehart and Winston; 982: [2] B.D.O. Anderson. Oscillator design problem. IEEE J Solid-State Circuits, 6 (97) pp JAPED indd 220 7/28/205 :4:2 PM

15 generation of Four Phase Oscillators Using Op Amps 22 [3] A.M. Soliman. Two Integrator loop quadrature oscillators: A review, Journal of Advanced Research, 4 (203)-. [4] A.M. Soliman. Transformation of oscillators using Op Amps, unity gain cells and CFOA. Analog Integr Circ S. 65 (200)05-4. [5] V. Biolkova, J. Bajer J and D. Biolek. Four phase oscillator employing two active elements, Radioengineering, 20 (20) [6] S. Maheshwari. Voltage-mode four-phase sinusoidal generator and Its useful Extensions. Active and Passive Electronic Components. (203) Article ID , 8 pages. [7] H.O. Elwan and A.M. Soliman. A novel CMOS differential voltage current conveyor and its applications. IEE Proceedings, Circuits, Devices and Systems. 44 (997) [8] A.S. Sedra and K.C. Smith. A second generation current conveyor and its applications. IEEE Trans Circuit Theory 7 (970) [9] I.A. Awad and A.M. Soliman. Inverting Second-Generation Current Conveyors: the Missing Building Blocks, CMOS Realizations and Applications. Int. Journal of Electronics. 86 (999) [0] D.G. Haigh, T. Clarke and P.M. Radmore. Symbolic framework for linear active circuits based on port equivalence using limit variables. IEEE Trans Circuits Syst I 53 (2006) [] D.G. Haigh. A method of transformation from symbolic transfer function to active-rc circuit by admittance matrix expansion IEEE Trans Circuits Syst I 53 (2006) [2] R.A. Saad and A.M. Soliman. Generation, modeling, and analysis of CCII-based gyrators using the generalized symbolic framework for linear active circuits. Int. J Circuit Theory appl 36 (2008) pp JAPED indd 22 7/28/205 :4:2 PM

Research Article Additional High Input Low Output Impedance Analog Networks

Research Article Additional High Input Low Output Impedance Analog Networks Active and Passive Electronic Components Volume 2013, Article ID 574925, 9 pages http://dx.doi.org/10.1155/2013/574925 Research Article Additional High Input Low Output Impedance Analog Networks Sudhanshu

More information

Experimental verification of the Chua s circuit designed with UGCs

Experimental verification of the Chua s circuit designed with UGCs Experimental verification of the Chua s circuit designed with UGCs C. Sánchez-López a), A. Castro-Hernández, and A. Pérez-Trejo Autonomous University of Tlaxcala Calzada Apizaquito S/N, Apizaco, Tlaxcala,

More information

Research Article Current Mode Biquad Filter with Minimum Component Count

Research Article Current Mode Biquad Filter with Minimum Component Count Hindawi Publishing Corporation Active and Passive Electronic Components Volume 2 Article ID 39642 7 pages doi:.55/2/39642 Research Article Current Mode Biquad Filter with Minimum Component Count Bhartendu

More information

Deliyannis, Theodore L. et al "Active Elements" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

Deliyannis, Theodore L. et al Active Elements Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Deliyannis, Theodore L. et al "Active Elements" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,999 Chapter 3 Active Elements 3. Introduction The ideal active elements are devices having

More information

Measurement and Simulation of a CMOS Current Conveyor Negative Capacitor for Metamaterials

Measurement and Simulation of a CMOS Current Conveyor Negative Capacitor for Metamaterials Measurement and Simulation of a CMOS Current Conveyor Negative Capacitor for Metamaterials Varun S. Kshatri, John M. C. Covington III, Kathryn L. Smith, Joshua W. Shehan, Thomas P. Weldon, and Ryan S.

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Active filter synthesis based on nodal admittance matrix expansion

Active filter synthesis based on nodal admittance matrix expansion Tan et al. EURASIP Journal on Wireless Communications and Networkin (1) 1:9 DOI 1.118/s18-1-881-8 RESEARCH Active filter synthesis based on nodal admittance matrix expansion Linlin Tan, Yunpen Wan and

More information

Generation and classification of Kerwin Huelsman Newcomb circuits using the DVCC

Generation and classification of Kerwin Huelsman Newcomb circuits using the DVCC INTENATIONAL JOUNAL OF CICUIT THEOY AND APPLICATIONS Int. J. Circ. Theor. Appl. 2009; 37:835 855 Published online 20 June 2008 in Wiley InterScience (www.interscience.wiley.com). DOI: 0.002/cta.503 Generation

More information

4/27 Friday. I have all the old homework if you need to collect them.

4/27 Friday. I have all the old homework if you need to collect them. 4/27 Friday Last HW: do not need to turn it. Solution will be posted on the web. I have all the old homework if you need to collect them. Final exam: 7-9pm, Monday, 4/30 at Lambert Fieldhouse F101 Calculator

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

A two-port network is an electrical network with two separate ports

A two-port network is an electrical network with two separate ports 5.1 Introduction A two-port network is an electrical network with two separate ports for input and output. Fig(a) Single Port Network Fig(b) Two Port Network There are several reasons why we should study

More information

ECE 201 Fall 2009 Final Exam

ECE 201 Fall 2009 Final Exam ECE 01 Fall 009 Final Exam December 16, 009 Division 0101: Tan (11:30am) Division 001: Clark (7:30 am) Division 0301: Elliott (1:30 pm) Instructions 1. DO NOT START UNTIL TOLD TO DO SO.. Write your Name,

More information

Chapter 10 AC Analysis Using Phasors

Chapter 10 AC Analysis Using Phasors Chapter 10 AC Analysis Using Phasors 10.1 Introduction We would like to use our linear circuit theorems (Nodal analysis, Mesh analysis, Thevenin and Norton equivalent circuits, Superposition, etc.) to

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

More information

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13 RevisionLecture 1: E1.1 Analysis of Circuits (2014-4530) Revision Lecture 1 1 / 13 Format Question 1 (40%): eight short parts covering the whole syllabus. Questions 2 and 3: single topic questions (answer

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Series & Parallel Resistors 3/17/2015 1

Series & Parallel Resistors 3/17/2015 1 Series & Parallel Resistors 3/17/2015 1 Series Resistors & Voltage Division Consider the single-loop circuit as shown in figure. The two resistors are in series, since the same current i flows in both

More information

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14 Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

More information

Elwakil, Ahmed S.; Kennedy, Michael Peter. Article (peer-reviewed)

Elwakil, Ahmed S.; Kennedy, Michael Peter. Article (peer-reviewed) Title Author(s) A semi-systematic procedure for producing chaos from sinusoidal oscillators using diode-inductor and FET-capacitor composites Elwakil, Ahmed S.; Kennedy, Michael Peter Publication date

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Basics of Network Theory (Part-I)

Basics of Network Theory (Part-I) Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]

More information

Behavioral Modeling of Mixed-Mode Integrated Circuits

Behavioral Modeling of Mixed-Mode Integrated Circuits 4 Behavioral Modeling of Mixed-Mode Integrated Circuits Esteban Tlelo-Cuautle, Elyoenai Martínez-Romero 2, Carlos Sánchez-López 3, Francisco V. Fernández 4, Sheldon X.-D. Tan 5, Peng Li 6 and Mourad Fakhfakh

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

AN EQUATION FOR GENERATING CHAOS AND ITS MONOLITHIC IMPLEMENTATION

AN EQUATION FOR GENERATING CHAOS AND ITS MONOLITHIC IMPLEMENTATION International Journal of Bifurcation and Chaos, Vol. 2, No. 2 (22) 2885 2895 c World Scientific Publishing Company AN EQUATION FOR GENERATING CHAOS AND ITS MONOLITHIC IMPLEMENTATION A. S. ELWAKIL Department

More information

EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection

EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection OBJECT: To examine the power distribution on (R, L, C) series circuit. APPARATUS 1-signal function generator 2- Oscilloscope, A.V.O meter 3- Resisters & inductor &capacitor THEORY the following form for

More information

Sinusoidal Steady State Analysis (AC Analysis) Part I

Sinusoidal Steady State Analysis (AC Analysis) Part I Sinusoidal Steady State Analysis (AC Analysis) Part I Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

Sophomore Physics Laboratory (PH005/105)

Sophomore Physics Laboratory (PH005/105) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision

More information

IMPLEMENTING EXTRA ELEMENT THEOREM USING NULLOR APPROACH

IMPLEMENTING EXTRA ELEMENT THEOREM USING NULLOR APPROACH INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. ¹heor. Appl., 27, 267 273 (1999) LETTER TO THE EDITOR IMPLEMENTING EXTRA ELEMENT THEOREM USING NULLOR APPROACH V. S. MURALI AND C.

More information

Design and Realization of Fractional Low-Pass Filter of 1.5 Order Using a Single Operational Transresistance Amplifier

Design and Realization of Fractional Low-Pass Filter of 1.5 Order Using a Single Operational Transresistance Amplifier Vol.9, No.9, (2016), pp.69-76 http://dx.doi.org/10.14257/ijsip.2016.9.9.07 Design and Realization of Fractional Low-Pass Filter of 1.5 Order Using a Single Operational Transresistance Amplifier Piyush

More information

Sinusoidal Steady State Analysis (AC Analysis) Part II

Sinusoidal Steady State Analysis (AC Analysis) Part II Sinusoidal Steady State Analysis (AC Analysis) Part II Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

Biquads Based on Single Negative Impedance Converter Implemented by Classical Current Conveyor

Biquads Based on Single Negative Impedance Converter Implemented by Classical Current Conveyor 96 T. DOSTÁL, V. AMA, BIUADS BASED O SIGLE EGATIVE IMEDAE OVETE Biquads Based on Single egative Impedance onverter Implemented by lassical urrent onveyor Tomáš DOSTÁL, Vladimír AMA Dept. of adio Electronics,

More information

E2.2 Analogue Electronics

E2.2 Analogue Electronics E2.2 Analogue Electronics Instructor : Christos Papavassiliou Office, email : EE 915, c.papavas@imperial.ac.uk Lectures : Monday 2pm, room 408 (weeks 2-11) Thursday 3pm, room 509 (weeks 4-11) Problem,

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

The Wien Bridge Oscillator Family

The Wien Bridge Oscillator Family Downloaded from orbit.dtu.dk on: Dec 29, 207 The Wien Bridge Oscillator Family Lindberg, Erik Published in: Proceedings of the ICSES-06 Publication date: 2006 Link back to DTU Orbit Citation APA): Lindberg,

More information

Chaos in Modified CFOA-Based Inductorless Sinusoidal Oscillators Using a Diode

Chaos in Modified CFOA-Based Inductorless Sinusoidal Oscillators Using a Diode Chaotic Modeling and Simulation CMSIM) 1: 179-185, 2013 Chaos in Modified CFOA-Based Inductorless Sinusoidal Oscillators Using a iode Buncha Munmuangsaen and Banlue Srisuchinwong Sirindhorn International

More information

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO: CHAPTER16 Two-Port Networks THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO: Calculate the admittance, impedance, hybrid, and transmission parameter for two-port networks. Convert

More information

Chapter 2 Switched-Capacitor Circuits

Chapter 2 Switched-Capacitor Circuits Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,

More information

Circuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR-

Circuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR- Circuit Analysis FOR A Wiley Brand by John M. Santiago, Jr., PhD Professor of Electrical and Systems Engineering, Colonel (Ret) USAF FOR- A Wiley Brand Table of Contents. ' : '" '! " ' ' '... ',. 1 Introduction

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown. Solved Problems Electric Circuits & Components 1-1 Write the KVL equation for the circuit shown. 1-2 Write the KCL equation for the principal node shown. 1-2A In the DC circuit given in Fig. 1, find (i)

More information

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Midterm Exam (closed book/notes) Tuesday, February 23, 2010 University of California, Berkeley Spring 2010 EE 42/100 Prof. A. Niknejad Midterm Exam (closed book/notes) Tuesday, February 23, 2010 Guidelines: Closed book. You may use a calculator. Do not unstaple

More information

Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

More information

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review. Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Lecture #3. Review: Power

Lecture #3. Review: Power Lecture #3 OUTLINE Power calculations Circuit elements Voltage and current sources Electrical resistance (Ohm s law) Kirchhoff s laws Reading Chapter 2 Lecture 3, Slide 1 Review: Power If an element is

More information

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance ECE2262 Electric Circuits Chapter 6: Capacitance and Inductance Capacitors Inductors Capacitor and Inductor Combinations Op-Amp Integrator and Op-Amp Differentiator 1 CAPACITANCE AND INDUCTANCE Introduces

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C8 Introduction to MEMS Design Fall 007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 5: Output t

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Scattering Parameters

Scattering Parameters Berkeley Scattering Parameters Prof. Ali M. Niknejad U.C. Berkeley Copyright c 2016 by Ali M. Niknejad September 7, 2017 1 / 57 Scattering Parameters 2 / 57 Scattering Matrix Voltages and currents are

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

EE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration

EE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration EE 508 Lecture 24 Sensitivity Functions - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same T(s) within a gain factor)

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

ECE 255, Frequency Response

ECE 255, Frequency Response ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.

More information

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i aaac3xicbzfna9taeizxatkk7kec9tilqck4jbg5fjpca4ew0kmpdsrxwhlvxokl7titrirg69lr67s/robll64wmkna5jenndmvjstzyib9pfjntva/vzu6dzsnhj5/sdfefxhmvawzjpotsxeiliemxiucjpogkkybit3x5atow5w8xfugs5qmksecubqo7krlsfhkzsagxr4jne8wehaaxjqy4qq2svvl5el5qai2v9hy5tnxwb0om8igbiqfhhqhkoulcfs2zczhp26lwm7ph/hehffsbu90syo3hcmwvyxpawjtfbjpkm/wlbnximooweuygmsivnygqlpcmywvfppvrewjl3yqxti9gr6e2kgqbgrnlizqyuf2btqd/vgmo8cms4dllesrrdopz4ahyqjf7c66bovhzqznm9l89tqb2smixsxzk3tsdtnat4iaxnkk5bfcbn6iphqywpvxwtypgvnhtsvux234v77/ncudz9leyj84wplgvm7hrmk4ofi7ynw8edpwl7zt62o9klz8kl0idd8pqckq9krmaekz/kt7plbluf3a/un/d7ko6bc0zshbujz6huqq

More information

Chapter 10: Sinusoidal Steady-State Analysis

Chapter 10: Sinusoidal Steady-State Analysis Chapter 10: Sinusoidal Steady-State Analysis 1 Objectives : sinusoidal functions Impedance use phasors to determine the forced response of a circuit subjected to sinusoidal excitation Apply techniques

More information

Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras

Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 14 Oscillators Let us consider sinusoidal oscillators.

More information

ESE319 Introduction to Microelectronics. Output Stages

ESE319 Introduction to Microelectronics. Output Stages Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

EE C245 ME C218 Introduction to MEMS Design Fall 2011

EE C245 ME C218 Introduction to MEMS Design Fall 2011 EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture EE C245:

More information

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29]

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29] M. C. Escher: Waterfall 18/9/2015 [tsl425 1/29] Direct Current Circuit Consider a wire with resistance R = ρl/a connected to a battery. Resistor rule: In the direction of I across a resistor with resistance

More information

Electric Circuit Theory

Electric Circuit Theory Electric Circuit Theory Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Chapter 18 Two-Port Circuits Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Contents and Objectives 3 Chapter Contents 18.1 The Terminal Equations

More information

Lecture 23 Date: Multi-port networks Impedance and Admittance Matrix Lossless and Reciprocal Networks

Lecture 23 Date: Multi-port networks Impedance and Admittance Matrix Lossless and Reciprocal Networks Lecture 23 Date: 30.0.207 Multi-port networks mpedance and Admittance Matrix Lossless and Reciprocal Networks ntroduction A pair of terminals through which a current may enter or leave a network is known

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:

More information

Sinusoidal Response of RLC Circuits

Sinusoidal Response of RLC Circuits Sinusoidal Response of RLC Circuits Series RL circuit Series RC circuit Series RLC circuit Parallel RL circuit Parallel RC circuit R-L Series Circuit R-L Series Circuit R-L Series Circuit Instantaneous

More information

Electrical Circuits Lab Series RC Circuit Phasor Diagram

Electrical Circuits Lab Series RC Circuit Phasor Diagram Electrical Circuits Lab. 0903219 Series RC Circuit Phasor Diagram - Simple steps to draw phasor diagram of a series RC circuit without memorizing: * Start with the quantity (voltage or current) that is

More information

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above EE-201, Review Probs Test 1 page-1 Spring 98 EE-201 Review Exam I Multiple Choice (5 points each, no partial credit.) 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6)

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson Chapter 2 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 2 Objectives Understand symbols and behavior of the following circuit elements: Independent voltage and current sources; Dependent voltage and

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 6: Output

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

ECE 202 Fall 2013 Final Exam

ECE 202 Fall 2013 Final Exam ECE 202 Fall 2013 Final Exam December 12, 2013 Circle your division: Division 0101: Furgason (8:30 am) Division 0201: Bermel (9:30 am) Name (Last, First) Purdue ID # There are 18 multiple choice problems

More information

Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

Deliyannis, Theodore L. et al Two Integrator Loop OTA-C Filters Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Chapter 9 Two Integrator Loop OTA-C Filters 9.1 Introduction As discussed

More information

A JFET-based Circuit for Realizing a Precision and Linear Floating Voltage-controlled Resistance

A JFET-based Circuit for Realizing a Precision and Linear Floating Voltage-controlled Resistance A JFET-based ircuit for Realizing a recision and Linear Floating Voltage-controlled Resistance Rani Holani 1, rem andey, Nitya Tiwari 1 Dept of Biosciences & Bioengineering, Indian Institute of Technology

More information

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company Basic C m ш ircuit Theory Charles A. Desoer and Ernest S. Kuh Department of Electrical Engineering and Computer Sciences University of California, Berkeley McGraw-Hill Book Company New York St. Louis San

More information

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS. 8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez Power Management Circuits and Systems Basic Concepts: Amplifiers and Feedback Jose Silva-Martinez Department of Electrical & Computer Engineering Texas A&M University January 2, 209 Non-Inverting Amplifier

More information

Introduction to AC Circuits (Capacitors and Inductors)

Introduction to AC Circuits (Capacitors and Inductors) Introduction to AC Circuits (Capacitors and Inductors) Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought.

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought. C H A P T E R TWO-PORT NETWORKS 8 Research is to see what everybody else has seen, and think what nobody has thought. Albert Szent-Gyorgyi Enhancing Your Career Career in Education While two thirds of

More information

ECE Spring 2015 Final Exam

ECE Spring 2015 Final Exam ECE 20100 Spring 2015 Final Exam May 7, 2015 Section (circle below) Jung (1:30) 0001 Qi (12:30) 0002 Peleato (9:30) 0004 Allen (10:30) 0005 Zhu (4:30) 0006 Name PUID Instructions 1. DO NOT START UNTIL

More information

TWO PORT NETWORKS Introduction: A port is normally referred to a pair of terminals of a network through which we can have access to network either for a source for measuring an output We have already seen

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial : CH_EE_B_Network Theory_098 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-56 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject : Network

More information

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors Unit 2: Modeling in the Frequency Domain Part 4: Modeling Electrical Systems Engineering 582: Control Systems I Faculty of Engineering & Applied Science Memorial University of Newfoundland January 20,

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

FEEDBACK AND STABILITY

FEEDBACK AND STABILITY FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information