HVA10QUX-100 Product Specification. Rev.0

Size: px

Start display at page:

Download "HVA10QUX-100 Product Specification. Rev.0"

MargaretMargaret Woods
5 years ago
Views:

1 PROPRIETARY NOTE THIS SPECIFICATION IS THE PROPERTY OF BOE DT AND SHALL NOT BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF BOE DT AND MUST BE RETURNED TO BOE DT UPON ITS REQUEST TITLE: HVA10QUX-100 Product Specification Rev.0 BEIJING BOE DISPLAY TECHNOLOGY PRODUCT GROUP TFT LCD REV. 0 ISSUE DATE of 30 B O (1/3)

2 REVISION HISTORY REV. ECN NO. DESCRIPTION OF CHANGES DATE PREPARED 0 - Initial Release Ma Qing B O (2/3) 2 of 30

3 Contents No ITEM Page REVISIONS HISTORY 2 CONTENTS 3 1 GENERAL DESCRIPTION Introduction 1.2 Features 1.3 Applications 1.4 General Specification 2 ABSOLUTE MAXIMUM RATINGS 6 3 ELECTRICAL SPECIFICATIONS TFT LCD Module 3.2 LED Converter 4 INTERFACE CONNECTION Module Input Signal & Power 4.2 LED Converter Input Signal & Power 5 SIGNAL TIMING SPECIFICATIONS Timing Parameters 5.2 Signal Timing Waveform 5.3 V-by-One Interface 5.4 Input Signals, Basic Display Colors and Gray Scale of Colors 5.5 Power Sequence 6 OPTICAL SPECIFICATIONS 19 7 MECHANICAL CHARACTERISTICS 21 8 RELIABLITY TSET 22 9 PRODUCT SERIAL NUMBER PACKING INFORMATION HANDING & CAUTIONS APPENDIX 27 3 of 30

4 1.0 GENERAL DESCRIPTION 1.1 Introduction PRODUCT GROUP REV ISSUE DATE HVA10QUX-100 is a color active matrix TFT LCD module using amorphous silicon TFT's (Thin Film Transistors) as an active switching devices. This module has a 110 inch diagonally measured active area with UD resolutions (3840 horizontal by 2160 vertical pixel array). Each pixel is divided into RED, GREEN, BLUE dots which are arranged in vertical stripe and this module can display 1.07B colors. The TFT-LCD panel used for this module is adapted for a low reflection and higher type. VDD +12.0V CN x4 V-by-One 4 lanes (51pin) I 2 C Bridge IC x8 [V-by-One Rx & LVDS Tx] Timing Controller x4 [LVDS Rx & Mini-LVDS Tx integrated] Power Circuit Block x4 RGB(Mini-LVDS) Gate Driver Circu uit Source Driver Circuit TFT - LCD Panel (3840 RGB 2160 pixels) Gate Driver Circu uit Source Driver Circuit VBL +48.0V CN x4 SPI (14pin) BL On/Off LED Converter x4 Back light Assembly (4032ea LED) 1.2 Features Data line separate at center Gate & Data bilateral driving 2G2D driving V-by-One Interface Ultra big size panel stitch Island type RGB Direct LED BLU with local dimming RoHS compliant 4 of 30

5 1.3 Application Digital Information Display Video Conference System Electronic Whiteboard Tele Medicine 1.4 General Specification < Table 1. General Specifications > Parameter Specification Unit Remark Active area (H) (V) mm Number of pixels 3840(H) 2160 (V) pixels Pixel pitch 211.5(H) RGB (V) um Pixel arrangement Pixels RGB Vertical stripe Display colors 1.07 Billion colors (8bit + FRC) Display mode Transmission mode, Normally Black Outline Dimension 2505(H) 1441(V) 51.2(Body) typ. mm Weight 100 (Max.) kg Power Consumption Surface Treatment Total=1172Watt (Max.) (Logic=72W, BL=1100W ) Anti-Reflector treatment (Front Polarizer) watt 5 of 30

2.0 ABSOLUTE MAXIMUM RATINGS PRODUCT GROUP REV ISSUE DATE The followings are maximum values which, if exceed, may cause faulty operation or damage to the unit.

6 2.0 ABSOLUTE MAXIMUM RATINGS PRODUCT GROUP REV ISSUE DATE The followings are maximum values which, if exceed, may cause faulty operation or damage to the unit. The operational and non-operational maximum voltage and current values are listed in Table 2. Power Supply Voltage Parameter Symbol Min. Max. Unit Remark LCD Module Operating Temperature VDD VSS V Converter VBL VSS V T OP T SUR Storage Temperature T ST Operating Ambient Humidity < Table 2. LCD Module Electrical Specifications > [VSS=GND=0V] Hop %RH Storage Humidity Hst %RH Ta = 25 Note 1 Note 1 : Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39 max. and no condensation of water. 6 of 30

3.0 ELECTRICAL SPECIFICATIONS 3.1 TFT LCD Module Parameter < Table 3. LCD Module Electrical Specifications > Symbol Min Values Typ Max Power Supply Input Voltage VDD 10.8 12 13.

76 18 W PDD_total - 44 72 W [Ta =25±2 ] Unit Remark Note 1 Rush current IRUSH - - TBD A Note 2 V-by-One Interface CMOS Interface Differential Input High Threshold Voltage Differential Input Low

7 3.0 ELECTRICAL SPECIFICATIONS 3.1 TFT LCD Module Parameter < Table 3. LCD Module Electrical Specifications > Symbol Min Values Typ Max Power Supply Input Voltage VDD V Power Supply Ripple Voltage VRP mv Power Supply Current Power Consumption IDD_single A IDD_total A PDD_single W PDD_total W [Ta =25±2 ] Unit Remark Note 1 Rush current IRUSH - - TBD A Note 2 V-by-One Interface CMOS Interface Differential Input High Threshold Voltage Differential Input Low Threshold Voltage Input High Threshold Voltage Input Low Threshold Voltage VRTH mv VRTL mv VIH V VIL V Note 1 : The supply voltage is measured and specified at the interface connector of LCM. The current and power consumption are under the power supply of 12V, 120Hz frame rate. **_single is for one converter board. **_total is for 4 boards total current and power consumption. Test Pattern of power supply current a) Typ : Mosaic 8 x 6 Pattern(L0/L255) b) Max : Skip 1H2V Sub Dot Note 2 : The duration of rush current is about 2ms and rising time of Power Input is 1ms(min) 7 of 30

8 3.2 LED Converter < Table 4. LED Converter Electrical Specifications > [Ta =25±2 ] Parameter Symbol Condition Values Min. Typ. Max. Unit Note Input Voltage VBL V Input Current IBL_single VBL= 48V A Note 1 IBL_total VBL= 48V A Rush current IRUSH VBL= 48V - - TBD A Power Consumption PBL_single Typical W PBL_total Luminance W B/L on/off control V ON/OFF On = High V Off = Low V SPI & VSYNC High Level V level Low Level V Chip Selected V CS_H V V CS_L V Note 2 Life Time 30k - - Hrs Note 3 Note 1: The supply voltage is measured and specified at the interface connector of converter board. The specified current and power consumption are under the typical supply Input voltage (48V). **_single is for one converter board. **_total is for 4 boards total current and power consumption. Note 2: The SPI interface contains SDA, SCK, CS. CS (Chip Selected) signal is active Low. VSYNC signal for frame synchronization from system. Note 3 : The life time of LED, 30,000Hrs, is determined as the time at which luminance of the LED is 50% compared to that of initial value at the typical LED current on condition of continuous operating at 25 ± 2 C. 8 of 30

9 3.2 LED Converter - SPI Interface: SPI Interface contains VSYNC, CLK, SDA, CS1, CS2, CS3, CS4. CLK is 4M clock; VSYNC is synchronized with video display VSYNC, and width is 8 clock; CS1~4 are active low. When CS is active, receive data. The first step is to check device ID, if yes, keep receiving data, until received data number is data length in ID word; if no, discard data. If check sum is wrong, discard data. Data transfer protocol as follow: Format: Word1_ID Word2_LED_DATA0 O checksum Word1_ID: Devices_ID (4bits) 2D/3D (1bit) Reserved (3bits) Data length (8bits) Notes 1: Each word is 16bits. The first word is ID, the following words are LED data, the last word is XOR checksum. 2: The first word contains 4 parts. The MSB 4 bits are device ID, the following 1 bit is 2D/3D flag, the following 3bits are reserved, the LSB 8bits are data length. 3: LED data word MSB 4 bits are 0000, LSB 12 bits are true LED data. 4: XOR checksum is word1 xor word2 xor O xor the last LED data word. 9 of 30

10 4.0 INTERFACE CONNECTION 4.1 Module Input Signal & Power - Connector : PF050-O80B-C20-H(Manufactured by UJU) or Equivalent. < Table 5. LCM Module Input Connector Pin Configuration > No. Symbol Description No. Symbol Description 1 VCC Module power supply 27 RX2N V-by-One HS data lane2 N 2 VCC Module power supply 28 RX2P V-by-One HS data lane2 P 3 VCC Module power supply 29 GND Ground 4 VCC Module power supply 30 GND Ground 5 VCC Module power supply 31 RX3N V-by-One HS data lane3 N 6 NC No connection 32 RX3P V-by-One HS data lane3 P 7 GND Ground 33 GND Ground 8 GND Ground 34 GND Ground 9 GND Ground 35 NC No connection (Reserved) 10 GND Ground 36 NC No connection (Reserved) 11 GND Ground 37 GND Ground 12 NC No connection 38 GND Ground 13 NC No connection 39 PWMI PWM Input 14 NC No connection 40 LDEN Local Dimming Enable 15 NC No connection 41 GND Ground 16 HTPDN Hot plug detect 42 GND Ground 17 LOCKN Lock detect 43 SDA_C I2C data for PMIC 18 GND Ground 44 SCL_C I2C CLK for PMIC 19 RX0N V-by-One HS data lane0 N 45 GND Ground 20 RX0P V-by-One HS data lane0 P 46 GND Ground 21 GND Ground 47 SDA_B I2C data for T-CON 22 GND Ground 48 SCL_B I2C CLK for T-CON 23 RX1N V-by-One HS data lane1 N 49 GND Ground 24 RX1P V-by-One HS data lane1 P 50 SDA_A I2C data for P-Gamma 25 GND Ground 51 SCL_A I2C CLK for P-Gamma 26 GND Ground 10 of 30

11 4.1 Module Input Signal & Power PRODUCT GROUP REV ISSUE DATE - Connector : CI4410M1HR0-LF (Manufactured by CviLux) or Equivalent. < Table 6. LCM Module Input Connector For Local Dimming > No. Symbol Description 1 VSYNC 120Hz frequency synchronization signal 2 GND Ground and Current Return 3 SDA SPI_MOSI data 4 SCK SPI Clock 5 GND Ground and Current Return 6 CS SPI chip select 7 GND Ground and Current Return 8 2D/3D High (Type=3.3V) : 3D; Low (0~0.8V/GND)/Open: 2D 9 GND Ground and Current Return 10 BLON BLU On-Off control: High (Type=3.3V)/Open : BL On ; Low (0~0.8V/GND) : BL Off 11 of 30

12 4.1 Module Input Signal & Power PRODUCT GROUP REV ISSUE DATE Notes: 1. The pin configuration is for one TCON board. There are 4 TCON boards for driving UD resolution. 2. V-by-One HS data: data format compatible with Thine V-by-One HS Standard V1.3 Internal RGB format is 4 byte mode as the standard defines. 3. NC (No Connection): These pins are used for BOE internal. Please keep these pins floating. Packer Input & Un-packer Output Byte 0 Byte 1 < Table 7. V-by-One RGB data format (4byte mode)> D[0] RGB R[2] Packer Input & Un-packer Output D[16] RGB B[2] D[1] R[3] D[17] B[3] D[2] R[4] D[18] B[4] D[3] R[5] D[19] B[5] Byte 2 D[4] R[6] D[20] B[6] D[5] R[7] D[21] B[7] D[6] R[8] D[22] B[8] D[7] R[9] D[23] B[9] D[8] G[2] D[24] (3DLR) D[9] G[3] D[25] (3DEN) D[10] G[4] D[26] B[0] D[11] G[5] D[27] B[1] Byte 3 D[12] G[6] D[28] G[0] D[13] G[7] D[29] G[1] D[14] G[8] D[30] R[0] D[15] G[9] D[31] R[1] Pin 1 Pin of 30

13 4.2 LED Converter Input Signal & Power PRODUCT GROUP REV ISSUE DATE - CN1 Connector : CI0112M1HR0-NH (Cvilux) or equivalent < Table 8. LED Converter Input Connector (CN1) Pin Configuration > Pin No Symbol Description Remarks 1~12 VBL BLU input power supply - CN2 Connector : CI0113M1HR0-NH (Cvilux) or equivalent < Table 9. LED Converter Input Connector (CN2) Pin Configuration > Pin No Symbol Description Remarks 1~13 GND Ground and current return - CN3 Connector : CI0114M1HR0-NH (Cvilux) or equivalent < Table 10. LED Converter Input Connector (CN3) Pin Configuration > Pin No Symbol Description Remarks 1 HSYNC - 2 GND Ground and Current Return 3 VSYNC 120Hz frequency synchronization signal 4 GND Ground and Current Return 5 SDA SPI_MOSI data 6 GND Ground and Current Return 7 SCK SPI Clock 8 GND Ground and Current Return 9 CS SPI chip select 10 GND Ground and Current Return 11 2D/3D High (Type=3.3V) : 3D; Low (0~0.8V/GND)/Open: 2D 12 GND Ground and Current Return BLU On-Off control: 13 BLON High (Type=3.3V)/Open : BL On ; Low (0~0.8V/GND) : BL Off 14 GND Ground and Current Return Pin 1 Pin 12 / 13 / of 30

14 5.0 SIGNAL TIMING SPECIFICATION 5.1 Timing Parameters PRODUCT GROUP REV ISSUE DATE < Table 11. Timing Table > Item Symbol Min Typ Max Unit Note CLK Horizontal Display Term Vertical Display Term Period T CLK ns Frequency f clk MHz Active T HV CLK Blank T HB CLK Total T H CLK Sync f H KHz Active T VV CLK Blank T VB CLK Total T V CLK Sync f V Hz Note Note: This CLK frequency is for each V-by-One lane. There are 16 lanes for UD resolution. 14 of 30

15 5.2 Signal Timing Waveform PRODUCT GROUP REV ISSUE DATE HSync TH THV DE(Data Enable) TV VSync TVV DE(Data Enable) 5.3 V-by-One Interface P(1,1) P(1,1920) P(1,1921) P(1,3840) Up Left Up Right P(1080,1) P(1080,1920) P(1080,1921) P(1080,3840) P(1081,1) P(1081,1920) P(1081,1921) P(1081,3840) Down Left Down Right P(2160,1) P(2160,1920) P(2160,1921) P(2160,3840) Notes: 110 UD display area is divided into 4 parts, 4-lane V-by-One for each display area. The detail pixel data on each lane is shown on the next page. 15 of 30

16 5.3 V-by-One Interface Tx0n/p P(1,1) P(1,5) P(1,1917) P(2,1) P(2,5) P(1080, 1917) Up Tx1n/p P(1,2) P(1,6) P(1,1918) P(2,2) P(2,6) P(1080, 1918) Left Tx2n/p P(1,3) P(1,7) P(1,1919) P(2,3) P(2,7) P(1080, 1919) Tx3n/p P(1,4) P(1,8) P(1,1920) P(2,4) P(2,8) P(1080, 1920 Tx4n/p P(1,1921) P(1,1925) P(1,3837) P(2,1921) P(2,1925) P(1080, 3837) Up Tx5n/p P(1,1922) P(1,1926) P(1,3838) P(2,1922) P(2,1926) P(1080, 3838) Right Tx6n/p P(1,1923) P(1,1927) P(1,3839) P(2,1923) P(2,1927) P(1080, 3839) Tx7n/p P(1,1924) P(1,1928) P(1,3840) P(2,1924) P(2,1928) P(1080, 3840) Tx8n/p P(1081,1) P(1081,5) P(1081, 1917) 1) 5) 1917) Down Tx9n/p P(1081,2) P(1081,6) P(1081, 1918) 2) 6) 1918) Left Tx10n/p P(1081,3) P(1081,7) P(1081, 1919) 3) 7) 1919) Tx11n/p P(1081,4) P(1081,8) P(1081, 1920) 4) 8) 1920 Tx12n/p P(1081, 1921) P(1081, 1925) P(1081, 3837) 1921) 1925) 3837) Down Tx13n/p P1081, 1922) P(1081, 1926) P(1081, 3838) 1922) 1926) 3838) Right Tx14n/p P(1081, 1923) P(1081, 1927) P(1081, 3839) 1923) 1927) 3839) Tx15n/p P(1081, 1924) P(1081, 1928) P(1081, 3840) 1924) 1928) 3840) 1 st line 2 nd line 16 of 30

17 5.4 Input Signals, Basic Display Colors and Gray Scale of Colors < Table 12. Input Signal and Display Color Table > Input Data Signal Color & Gray Scale Red Data Green Data Blue Data R9R8R7R6R5R4R3R2R1R0G9G8G7G6G5G4G3G2G1G0B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 Black Blue Green Basic Colors Cyan Red Magenta Yellow Gray Scale of Red Gray Scale of Green Gray Scale of Blue Gray Scale of White White Black Darker Brighter Red Black Darker Brighter Green Black Darker Brighter Blue Black Darker Brighter White of 30

18 5.5 Power Sequence Power Supply VDD 12V 0.9VDD 0.9VDD 0V 0.1VDD 0.1VDD T1 T2 T3 T10 T11 T12 Interface Signal ( Input Data ) Hi-Z Active Signal Hi-Z Power Supply VBL 48V 0V 0.9VBL 0.1VBL T4 T5 T7 0.8VBL T9 0.9VBL SPI Signal Hi-Z Active Signal Hi-Z BLU On/Off Enable T6 T8 0V < Table 13. Sequence Table > Parameter Values Min Typ Max Units T ms T ms T ms T ms T ms T ms T ms T ms T ms T ms T ms T s Note: Back Light must be turn on after power for logic and interface signal are valid. 18 of 30

19 6.0 OPTICAL SPECIFICATIONS PRODUCT GROUP REV ISSUE DATE The test of optical specifications shall be measured in a dark room (ambient luminance 1 lux and temperature=25±2 ) with the equipment of Luminance meter system (Goniometer system and PR730) and test unit shall be located at an approximate distance 50cm from the LCD surface at a viewing angle of θ and Φ equal to 0. We refer to θ Ø=0 (=θ 3 ) as the 3 o clock direction (the right ), θ Ø=90 (= θ 12 ) as the 12 o clock direction ( upward ), θ Ø=180 (= θ 9 ) as the 9 o clock direction ( left ) and θ Ø=270 (= θ 6 ) as the 6 o clock direction ( bottom ). While scanning θ and/or Ø, the center of the measuring spot on the Display surface shall stay fixed. The measurement shall be executed after 30 minutes warm-up period. VDD shall be 12.0V +/-10% at 25 C. Optimum viewing angle direction is 6 clock. < Table 14. Optical Table > [VDD = 12.0V, Frame rate = 120Hz, Ta =25±2 ] Viewing Angle Parameter Symbol Condition Min Typ Max Unit Remark Horizontal Vertical Θ 3 89 Deg. Θ 9 89 Deg. CR > 10 Θ Deg. Θ 6 89 Deg. Color Temperature K Note 1 Color Gamut - 72 % CIE1931 Contrast Ratio CR W y Θ = R (Center) x Normal R y Viewing TYP G x Angle :1 - Note 2 Luminance of White Y w cd/m 2 Note 3 White luminance uniformity Y 75 - % Note 4 Reproduction of Color White Red Green Blue W x 0.28 G y B x B y TYP Note 5 Response Time G to G T g ms Note 6 Gamma Scale of 30

20 Note : 1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing are determined for the horizontal or 3, 9 o clock direction and the vertical or 6, 12 o clock direction with respect to the optical axis which is normal to the LCD surface. 2. Contrast measurements shall be made at viewing angle of θ= 0 and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (See Figure 1 shown in Appendix) Luminance Contrast Ratio (CR) is defined mathematically. CR = Luminance when displaying a white raster Luminance when displaying a black raster 3. Center Luminance of white is defined as the LCD surface. Luminance shall be measured with all pixels in the view field set first to white. This measurement shall be taken at the locations shown in Figure 2 for a total of the measurements per display. 4. The White luminance uniformity on LCD surface is then expressed as : Y = ( Minimum Luminance of 5 points / Maximum Luminance of 5 points ) * 100 (See Figure 2 shown in Appendix). 5. The color chromaticity coordinates specified in Table 11. shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel. 6. Response time Tg is the average time required for display transition by switching the input signal as below table and is based on Frame rate fv =60Hz to optimize. Each time in below table is defined as Figure 3 and shall be measured by switching the data input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is Tr, and 90% to 10% is Td. 20 of 30

21 7.0 MECHANICAL CHARACTERISTICS PRODUCT GROUP REV ISSUE DATE 7.1 Dimensional Requirements Figure 4 (located in Appendix) shows mechanical outlines for the model HVA10QUX-100. Other parameters are shown in Table 15. Parameter Specification Unit Dimensional outline 2505(H) 1441(V) 51.2(Body) mm Weight 100(max) kg Active area (H) (V) mm Pixel pitch 211.5(RGB) um Number of pixels 3840(H) 2160(V) (1 pixel = R + G + B dots) pixels Back-light < Table 15. Dimensional Parameters > Direct Type LED Backlight (4032ea) 7.2 Mounting See Figure 4 and Figure 5. (Shown in Appendix) 7.3 Semi-Glare and Polarizer Hardness The surface of the LCD has an semi-glare coating to minimize reflection and a coating to Reduce scratching. 21 of 30

22 8.0 RELIABILITY TEST PRODUCT GROUP REV ISSUE DATE The Reliability test items and its conditions are shown in below. < Table 16. Reliability Test Parameters > No Test Items Conditions 1 High temperature & high humidity operation test 40 / 90%, 240hr 2 Low temperature operation test 0, 240hr 3 Mechanical Test TBD 4 Optical Test TBD 5 Electrical Test TBD 22 of 30

23 9.0 PRODCUT SERIAL NUMBER PRODUCT GROUP REV ISSUE DATE HVA10QUX X X X X X X X X X X X X X X X X X 1. Control Number 2. Rank / Grade 3. Line Classification 4. Year (2011 : 11, 2012 : 12, ) 5. Month (1,2,3,, 9, X, Y, Z) 6. Internal Use 7. Serial Number 23 of 30

10.0 PACKING INFORMATION PRODUCT GROUP REV ISSUE DATE BOE provides

below. 10.1 Packing Order 1.Module and bracket assemble 2.

24 10.0 PACKING INFORMATION PRODUCT GROUP REV ISSUE DATE BOE provides the standard shipping container for customers, unless customer specifies their packing information. The standard packing method and Barcode information are shown in below Packing Order 1.Module and bracket assemble 2.Fix module on Metal Tray 3. Using EPE cushion and Carton t pack outside Carton Cover Carton Box EPE Metal Tray 24 of 30

25 10.2 Packing Note Box Dimension : 2750mm(L) 820mm (W) 1950mm (H) Package Quantity in one Box : 1pcs 10.3 Box Label Label Size : 110 mm (L) 55 mm (W) Contents Model : HVA10QUX-100 Q`ty : 1 Module in one box. Serial No. : Box Serial No. See next page for detail description. Date : Packing Date HVA10QUX X.X.XX XXXX Type Grade Year Month ITEM-CODE Serial_no Internal CODE RoHS Mark 25 of 30

26 11.0 HANDLING & CAUTIONS PRODUCT GROUP REV ISSUE DATE (1) Cautions when taking out the module Pick the pouch only, when taking out module from a shipping package. (2) Cautions for handling the module As the electrostatic discharges may break the LCD module, handle the LCD module with care. Peel a protection sheet off from the LCD panel surface as slowly as possible. As the LCD panel and back - light element are made from fragile glass material, impulse and pressure to the LCD module should be avoided. As the surface of the polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning. Do not pull the interface connector in or out while the LCD module is operating. Put the module display side down on a flat horizontal plane. Handle connectors and cables with care. (3) Cautions for the operation When the module is operating, do not lose CLK, ENAB signals. If any one of these signals is lost, the LCD panel would be damaged. Obey the supply voltage sequence. If wrong sequence is applied, the module would be damaged. (4) Cautions for the atmosphere Dew drop atmosphere should be avoided. Do not store and/or operate the LCD module in a high temperature and/or humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended. (5) Cautions for the module characteristics Do not apply fixed pattern data signal to the LCD module at product aging. Applying fixed pattern for a long time may cause image sticking. (6) Other cautions Do not disassemble and/or re-assemble LCD module. Do not re-adjust variable resistor or switch etc. When returning the module for repair or etc., Please pack the module not to be broken. We recommend to use the original shipping packages. 26 of 30

27 12.0 APPENDIX < Figure 1. Measurement Set Up > PR730 (L = 5 0 c m ) < Figure 2. White Luminance and Uniformity Measurement Locations > 1/4H 1/2H 3/4H 1/4V Active Area Test points 1/2V 3/4V 27 of 30

28 < Figure 3. Response Time Testing > 28 of 30

29 < Figure 4. TFT-LCD Module Outline Dimensions (Front View) > NOTE ± 1.Unspecified tolerances are to be 1.0mm 2.I/F CONNECTOR SPECIFICATION CN1:UJU PF050-O80B-C20-H 3.LED CONVERTER CONNECTOR SPECIFICATION CN2:CI0112M1H,CN2:CI0113M1H,CN4:CI0114M1H 29 of 30

30 < Figure 5. TFT-LCD Module Outline Dimensions (Rear View) > 30 of 30

TITLE : HV056WX1-101 Product Specification Rev. P0

TITLE : HV056WX1-101 Product Specification Rev. P0 PROPRIETARY NOTE THIS SPECIFICATION IS THE PROPERTY OF HYDIS AND SHALL NOT BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF HYDIS AND MUST BE RETURNED TO HYDIS UPON ITS REQUEST TITLE : HV056W1-101