Modeling the Effect of V th -Variations on Static Noise Margin
|
|
- Shannon Beasley
- 5 years ago
- Views:
Transcription
1 142 Int'l Conf. Modeling, Sim. and Vis. Methods MSV'16 Modeling the Effect of V th -Variations on Static Noise Margin Azam Beg College of Information Technology, United Arab Emirates University, Al-Ain, United Arab Emirates Abstract The threshold voltages of CMOS logic gates based on modern technology nodes are highly susceptible to variations. As a result, the static noise margin of the gates also varies. In this paper, we present an analytical model for representing the variations in the noise margin. The model can serve as an expedient alternative to Monte Carlo simulations. With three use-cases, we have demonstrated how the model can be used as a first-order sizing mechanism for a variation-prone gate. Keywords: CMOS logic, process variations, threshold voltage, static noise margin (SNM), mathematical models 1. Introduction The increasing trend of number of devices on integrated circuits has faithfully followed the Moore s Law for many decades, which has been possible mainly due to the downscaling of the device dimensions. This continuous downsizing has brought into limelight the effects of process variability, for example, due to lithography, ion implantation, oxide thickness (t ox ), etc. A circuit s operational variations include signal cross-talk, power-supply noise, temperature, etc. One of the main process variants is the dopant density which manifests into fluctuations in the threshold voltages (V th ) of the devices. A logic circuit is deemed reliable if its signal variations occur within the specified ranges of logic-low and logic-high. Incorrect evaluation of a single binary value can sometimes cause the entire circuit to fail. The sensitivity of a logic gate to input changes is usually characterized with the noise margin (NM). Spice-based Monte Carlo (MC) simulations are commonly used for studying the effects of parameter variations in individual devices as well as circuits. Depending on the requirements, the MC simulation counts vary from a few hundred to tens of thousands; such simulations may run for many hours or even several days. As an expedient alternative to the MC simulations, this paper presents a set of mathematical equations for characterizing the NM-variations in a CMOS inverter under V th -variations. The paper is organized as follows: The literature related to our work is concisely reviewed in Section 2. To make this paper self-contained, the related fundamental concepts are included in Section 3. The equations for an inverter s NM sans-variations are derived in Section 4. The next Section 5 presents a set of NM equations when the inverter is subject to V th variations. A few use-cases of the equations are presented in Section 6, and the conclusions are in Section Related Work Nussbaum [1] made an early attempt at analytically representing the statistical behavior of resistor-transistor logic circuits. Hill s [2] is among the earliest papers on NM of logic circuits. A few years later, Lahstroh et al [3] further explained and proposed mathematical representation of the NMs. Hauser [4] compared different definitions of NM present at that time, and proposed an alternative to the inflection point approach. Taylor and Fortes [5] estimated the standard deviation for V th to find the transistor failure rates but no analytical models were discussed by them. Choudhury and Mohanram [6] proposed a method for finding the reliability of gate-based circuits, but did not cover how the failure rates for the individual gates were determined. The authors of [7] utilized the NM as one of the design parameters for low-energy circuits; their method relied on MC simulations to find the means and standard deviations of the NMs. Merino et al [8] proposed artificial neural network models for finding the NMs; but the creation of such models required large number of circuit simulations covering a huge design space. The gate-transistor sizing techniques in [9], [10] also relied on time-consuming MC simulations for determining the NMs. We have not come across any NM models that consider the process-related variations. Therefore, we deem ours to be the first known mathematical representation of the effect of V th -variations on the NMs; the set of mathematical equations is proposed as an alternative to the time-intensive MC circuit (Spice) simulations. 3. Preliminaries 3.1 MOS Transistor Operation A MOS transistor generally operates in three different regions: cutoff, triode, and saturation. Tables 1 and 2 summarize the i-v behavior of nmos and pmos transistors (nmost and pmost) in the three regions. For each transistor type, we define β as: β = μɛ W (1) t ox L where μ is the mobility of electrons (or holes), W is the channel width, and L is the channel length.
2 Int'l Conf. Modeling, Sim. and Vis. Methods MSV' Table 1: An nmos transistor s i-v behavior Region Conditions Current (i D ) Cutoff v GS V thn 0 Triode v GS V thn V DS β n (v GS V thn V DS /2) v DS Saturation v DS (v GS V thn ) 0 β n2 (v GS V thn ) 2 v DS Table 2: A pmos transistor s i-v behavior Region Conditions Current (i D ) Cutoff v GS V thp 0 Triode 0 v DS v GS V thp β p (v GS V thp V DS /2) v DS Saturation v DS v GS V thp 0 β p 2 (v GS V thp ) 2 v DS 3.2 Noise Margin of an Inverter The NMs of a logic gate represent the ranges of input voltages that produce valid output values. The NM for an inverter (Fig. 1) can be found by utilizing the output voltage (v out ) curve (voltage transfer curve/vtc), in response to a ramp voltage (v in ); a sample VTC is shown in Fig. 2. Normally, there are two points on the curve that have slope δv out /δv in = 1: For the input level v in = V IL, the output is V OH, while v in = V IH corresponds to the output V OL. These two points correspond to the low noise margin (NM low ) and the high noise margin (NM high ). The two NMs and the static noise margin (SNM) are defined as: NM low = V IL V OL (2) NM high = V OH V IH (3) SNM = min(nm low,nm high ) (4) Finding the NM (and consequently, the SNM) of a multiinput gate entails injecting an appropriate set of constantand ramp-inputs, and measuring the two inflection points of the VTCs. Any parameter fluctuation (for example, V th ) directly impacts the positions of the inflection points, and hence thenm low, thenm high, and the SNM [10]. 3.3 Properties of Independent Random Variables Suppose there are n independent random variables X 1,X 2,...X n, and their means are μ 1,μ 2,...μ n, and the Fig. 1: The schematic of a CMOS inverter variances are σ1,σ 2 2, 2...σn. 2 Assume that a i and C are real constants and that there exists a linear relationship: Y = a i X i + C, (5) Then the mean (μ) ofyis: μ Y = a i μ i + C, (6) and the variance (σ 2 ) and the standard deviation (σ) ofy are: σy 2 = a 2 i σi 2, and σ Y = n a 2 i σ2 i. (7) 4. Mathematical Model of Noise Margin As mentioned earlier, the NMs (and the SNM) of an inverter are derived from the two inflection points on a VTC (Fig. 2) where the slopes are 1. It is known that when the input v in >V thn, nmost is in saturation and the pmost is in triode/linear mode. The gate-source voltage for pmost, v GS = v in V DD and v DS = v out V DD ; and for nmost, v GS = v in and v GS = v out. We consider the drain currents through nmost and pmost to be equal, i.e., I dsn = I dsp. (NMs are measured under no-load conditions, so the output current is zero.) By referring to Tables 1 and 2, we can write [11]: β n 2 (v in V thn ) 2 = ( β p v in V DD V thp v ) out V DD (v out V DD ) (8) 2 We define β R = β n /β p and V dp = V DD V out, and substitute them in equation (8). After re-arrangement, we get: 1 2 V dp 2 V dp (V DD v in V thp )+ β R 2 (v in V thn ) 2 =0 (9)
3 144 Int'l Conf. Modeling, Sim. and Vis. Methods MSV'16 The solution for the quadratic equation (9) is: V dp =(V DD v in V thp )+ (V DD v in V thp ) 2 β R (v in V thn ) 2 (10) For pmost to be in triode/linear mode, V dp = V DD v out V DD v in V thp, so we use the solution with the negative-sign. Substituting V dp = V DD v out in equation (10) and by re-arranging, we get: v out = v in + V thp + (V DD v in V thp ) 2 β R (v in V thn ) 2 (11) In order to find V IL, we differentiate v out (from equation 11) with respect to v in and equate it to 1 (i.e., δv out /δv in = 1). Then we solve for v in (= V IL ): V IL = 2 β R (V DD V thn +V thp ) (β R 1) β R +3) (V DD β R V thn + V thp ) β R 1 By substituting V IL in equation 11, we get: (12) V OH = (β R +1)V IL + V DD β R V thn V thp (13) 2 When v in is close to V IH, the v DS for the pmost is large while nmost s v DS is small. Specifically, for pmost, v GS = v in V DD and v DS = v out V DD, and for nmost, v GS = v in and v GS = v out. Therefore, we can imply that pmost is in saturation and nmost is in triode mode. Therefore, we can equate the drain currents of both transistors, i.e., I dsn = I dsp (refer to Tables 1 and 2): β n (v in V thn v out /2) v out = β p 2 (v in V DD V thp ) 2 (14) Fig. 2: Voltage transfer curve of an inverter (L pmos = L nmos = 22 nm; W pmos = 66 nm; W nmos = 44 nm; V DD =0.8V). After re-arranging equation 14, we obtain a quadratic equation for v out : 1 2 v2 out (v in V thn )v out + 1 (v in V DD V thp ) 2 2β R The solution of equation 15 yields: v out =(v in V thn )+ =0 (15) (v in V thn ) 2 (v in V DD V thp ) 2 (16) β R With nmost in linear region (v out <v in V thn ), we retain the solution with negative sign. We can find V IH by solving the equation δv out /δv in = 1 (as done earlier): V IH = 2β R(V DD V thn +V thp ) (β R 1) 1+3β R ) (V DD β R V thn + V thp ) β R 1 By substituting V IH in equation 16, we obtain: (17) V OL = (β R +1)V IH V DD β R V thn V thp (18) 2β R When we use the special condition β R =1in equations 11 and 16, the derivations of V IL,V OH,V IH, and V OL are significantly simplified as shown below. (We are investigating the condition β R <> 1 and will disseminate our findings in the near future). V IL =0.625V thn V thp V DD (19) V OH =0.125V thn 0.125V thp V DD (20) V IH =0.375V thn V thp V DD (21) V OL = 0.125V thn V thp V DD (22) We can use equations to find NM low, NM high, and the SNM: NM low = V IL V OL =0.75V thn +0.25V thp +0.25V DD (23) NM high = V OH V IH = 0.25V thn 0.75V thp +0.25V DD (24) SNM = min(nm low,nm high ) = 0.25V thn 0.75V thp +0.25V DD (25) 5. V th -Variation-Aware Model of the Noise Margin The V th of a MOS transistor can be calculated using equations given in BSIM4v4.7 level 54 [12]. For the 22 nm node, nominal V thn0 =0.503V, and nominal V thp0 = V [13]. The main factors affecting a MOS transistor s probabilistic behavior are (1) the type (nmos or
4 Int'l Conf. Modeling, Sim. and Vis. Methods MSV' pmos), (2) the size (W and L), and (3) the input voltage [14]. The effect of random fluctuation of doping levels on the transistor s V th can be estimated by [15]: σ Vth t ox Ndep 0.4 (26) Leff W eff L eff and W eff are the effective channel length and width, respectively. N dep is the channel doping concentration at depletion edge for zero body bias. As NM low, NM high and SNM (as seen in equations 23 25) are all linearly dependent on V thn and V thp,wecan apply equations 6 and 7 to determine the means (μ NMlow, μ NMhigh, and μ SNM ) and the standard deviations (σ NMlow, σ NMhigh, and σ SNM ) of the NMs and the SNM. (The underlying assumption is that V thn and V thp are independent variables). μ NMlow =0.75μ Vthn +0.25μ Vthp +0.25V DD (27) σ NMlow =0.25 9σV 2 thn + σv 2 thp (28) μ NMhigh = 0.25μ Vthn 0.75μ Vthp +0.25V DD (29) σ NMhigh =0.25 σv 2 thn +9σV 2 thp (30) μ SNM = 0.25μ Vthn 0.75μ Vthp +0.25V DD (31) σ SNM =0.25 σv 2 thn +9σV 2 thp (32) 6. Use-Cases of Variation-Aware Noise Margin Models As we mentioned earlier, the MC Spice simulations are commonly used for studying the effects of variations in circuits. Such simulations can be very time-consuming. The set of mathematical equations derived in the last section is a speedy alternative to the MC simulations. For example, to find the μ SNM and σ SNM for an inverter under only-the-v th -variations, we ran 1000 simulations. The simulations took approximately 9.2 minutes to finish on a MacBook Pro computer (with 2.4 GHz Intel Core i7, 8 GB DDR MHz RAM, and an SSD drive). A set of 1000 values of the μ SNM and the σ SNM were acquired using the proposed NM-equations (coded in Matlab) in a fraction of a second. For comparative purposes, the SNM-histograms from the Spice simulations and the equations are shown in Fig. 3. The equations give us μ SNM = V and σ SNM = V, as compared to MC simulations that showed μ SNM = V and σ SNM = V. One could argue that the accuracy of the NM-equations would be improved if higher order MOS-models for i D are used, however, that would diminish the advantage of our proposed compact closed-form analytic expressions. As a first use-case, we used equations 31 and 32 to find the relationship of β R to an inverter s SNM. Fig. 4 shows the results. For β R > 1, the μ SNM exhibits a marginal increase. However, the SNM-range (μ SNM +3 σ SNM ) first shrinks Fig. 3: Random variations in the SNM: histograms for 1000 Monte Carlo simulations and the equation-based results. Fig. 4: Random variations in the SNM as a function of β R (only W pmos is varied) (L pmos = L nmos = 22 nm; W nmos =44nm; V DD =0.8 V). and then significantly widens as β R 2. (The SNM values beyond the theoretical maximum of 0.5 V DD are shaded in Fig. 4 and the following two figures). The second use-case investigates the effect of channel length (L mos = L nmos = L pmos ) on SNM-variations (see Fig. 5). As L mos is increased beyond the minimum (L mos_min =22 nm), we observe a large increase in μ SNM. The range of SNM-variation drops as L mos_min 30nm. The third use-case looks into the effect of V DD on the SNM. In Fig. 6, we observe that μ SNM is linearly related to V DD (as expected). As V DD drops below its nominal value of 0.8V, the SNM-variations increase, thus aggravating the gate noise immunity; elevating the V DD (>0.8V) shrinks the σ SNM. 7. Conclusions To study the effect of V th variations on an inverter s NM, we can use the mathematical models in lieu of lengthy MC Spice simulations, The models due to their very nature are very time-efficient. This work has covered only the above-v th operation of an inverter. Development of similar models for the sub-v th operation is in progress. We are also planning to create above- and below-v th NM-variation models of other common logic gates.
5 146 Int'l Conf. Modeling, Sim. and Vis. Methods MSV'16 Fig. 5: Random variations in the SNM as a function of channel length (L mos = L pmos = L nmos ; W pmos = 66 nm; W nmos =44nm; V DD =0.8 V). Fig. 6: Random variations in the SNM as a function of V DD (L pmos = L nmos =22nm; W pmos =66nm; W nmos =44 nm). 8. Acknowledgment This work is partially supported by ADEC Award for Research Excellence (A 2 RE) References [1] E. Nussbaum, E. A. Irland, and C. E. Young, Statistical Analysis of Logic Circuit Performance in Digital Systems, Proc. IRE, vol. 49, no. 1, pp , jan [2] C. F. Hill, Definitions of noise margin in logic systems, Mullard Tech. Communincations, no. 89, pp , [3] J. Lohstroh, E. Seevinck, and J. de Groot, Worst-case static noise margin criteria for logic circuits and their mathematical equivalence, IEEE J. Solid-State Circuits, vol. 18, no. 6, pp , dec [4] J. Hauser, Noise margin criteria for digital logic circuits, IEEE Trans. Educ., vol. 36, no. 4, pp , [5] E. Taylor and J. Fortes, Device variability impact on logic gate failure rates, in 16th IEEE Int. Conf. Appl. Syst., Arch. Process. (ASAP 2005), 2005, pp [6] M. R. Choudhury and K. Mohanram, Accurate and scalable reliability analysis of logic circuits, 2007 Des. Autom. Test Eur. Conf. Exhib., pp. 1 6, apr [7] S. Keller, S. S. Bhargav, C. Moore, and A. J. Martin, Reliable Minimum Energy CMOS Circuit Design, in 2nd Eur. Work. C. Var., Grenoble, France, 2011, pp [8] J. L. Merino, S. A. Bota, R. Picos, and J. Segura, Alternate characterization technique for static random-access memory static noise margin determination, Int. J. Circuit Theory Appl., vol. 41, pp , [9] A. Beg and A. Elchouemi, Enhancing static noise margin while reducing power consumption, in 2013 IEEE 56th Int. Midwest Symp. Circuits Syst. Columbus, OH, USA: IEEE, 2013, pp [10] A. Beg, Automating the sizing of transistors in CMOS gates for low-power and high-noise margin operation, Int. J. Circuit Theory Appl., pp. 1 14, [11] R. Jaeger and T. Blalock, Microelectronic Circuit Design. New York, NY, USA: McGraw-Hill, Inc., [12] Berkeley Short-channel IGFET Model, [Online]. Available: [13] Predictive Technology Model, [Online]. Available: [14] P. Gupta, A. B. Kahng, P. Sharma, and D. Sylvester, Gate-length biasing for runtime-leakage control, IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 25, no. 8, pp , [15] A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. Slavcheva, Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs, IEEE Trans. Electron Devices, vol. 50, no. 9, pp , 2003.
ECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Inverters Topics Inverter VTC Noise Margin Static Load Inverters CMOS Inverter First-Order DC Analysis R p V OL = 0 V OH = R n =0 = CMOS Inverter: Transient Response R p
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02 - CMOS Transistor Theory & the Effects of Scaling
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationLecture 14 - Digital Circuits (III) CMOS. April 1, 2003
6.12 - Microelectronic Devices and Circuits - Spring 23 Lecture 14-1 Lecture 14 - Digital Circuits (III) CMOS April 1, 23 Contents: 1. Complementary MOS (CMOS) inverter: introduction 2. CMOS inverter:
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003
6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationName: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Midterm 1 Monday, September 28 5 problems
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M - 0 > V M - V Tn V SDp = V DD - V M = (V DD - V M ) V Tp Equate drain
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationIntegrated Circuit Design ELCT 701 (Winter 2017) Lecture 2: Resistive Load Inverter
1 Integrated Circuit Design ELCT 701 (Winter 017) Lecture : Resistive Load Inverter Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg Digital Inverters Introduction 3 Digital Inverter: Introduction
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationEEC 118 Lecture #16: Manufacturability. Rajeevan Amirtharajah University of California, Davis
EEC 118 Lecture #16: Manufacturability Rajeevan Amirtharajah University of California, Davis Outline Finish interconnect discussion Manufacturability: Rabaey G, H (Kang & Leblebici, 14) Amirtharajah, EEC
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More information4.10 The CMOS Digital Logic Inverter
11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Short-circuit current The CMOS inverter :
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = -> = When = -> = In between, depends on transistor size and current
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 12 The CMOS Inverter: static behavior guntzel@inf.ufsc.br
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 8: February 9, 016 MOS Inverter: Static Characteristics Lecture Outline! Voltage Transfer Characteristic (VTC) " Static Discipline Noise Margins!
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationLecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate
EE4-Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:30-8:00pm in 05 Northgate Exam is
More informationSimple and accurate modeling of the 3D structural variations in FinFETs
Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationHigh-to-Low Propagation Delay t PHL
High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 3 - The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 3, 2018 Janakiraman, IITM
More informationChapter 2 MOS Transistor theory
Chapter MOS Transistor theory.1 Introduction An MOS transistor is a majority-carrier device, which the current a conductg channel between the source and the dra is modulated by a voltage applied to the
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Recap Technology Trends Lecture 2: Transistor Inverter Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTH-ICS (University of Crete) 1 2 Recap Threshold Voltage
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationQuantifying Near-Threshold CMOS Circuit Robustness
Quantifying Near-Threshold CMOS Circuit Robustness Sean Keller, Siddharth S. Bhargav, Chris Moore, Alain J. Martin Department of Computer Science California Institute of Technology Pasadena, CA 91125,
More informationEE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multiple-input gates
EE 330 Lecture 36 Digital Circuits Transfer Characteristics of the Inverter Pair One device sizing strategy Multiple-input gates Review from Last Time The basic logic gates It suffices to characterize
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationModeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies
Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies Zhangcai Huang, Hong Yu, Atsushi Kurokawa and Yasuaki Inoue Graduate School of Information, Production and Systems, Waseda University,
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationUsing MOS Models. C.K. Ken Yang UCLA Courtesy of MAH EE 215B
Using MOS Models C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 5.4 W&H 4.2 Background In the past two lectures we have reviewed the iv and CV curves for MOS devices, both
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationFuture trends in radiation hard electronics
Future trends in radiation hard electronics F. Faccio CERN, Geneva, Switzerland Outline Radiation effects in CMOS technologies Deep submicron CMOS for radiation environments What is the future going to
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationTransistor Sizing for Radiation Hardening
Transistor Sizing for Radiation Hardening Qug Zhou and Kartik Mohanram Department of Electrical and Computer Engineering Rice University, Houston, TX 775 E-mail: {qug, kmram}@rice.edu Abstract This paper
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationSRAM Cell, Noise Margin, and Noise
SRAM Cell, Noise Margin, and Noise C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of MAH and BAW 1 Overview Reading Rabaey 5.3 W&H 2.5 Background Reading a memory cell can disturb its value. In addition,
More informationChapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations
Chapter 2 Process Variability Overview Parameter variability has always been an issue in integrated circuits. However, comparing with the size of devices, it is relatively increasing with technology evolution,
More informationEE115C Digital Electronic Circuits Homework #3
Electrical Engineering Department Spring 1 EE115C Digital Electronic Circuits Homework #3 Due Thursday, April, 6pm @ 56-147E EIV Solution Problem 1 VTC and Inverter Analysis Figure 1a shows a standard
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: CMOS Inverter: Visual VTC. Review: CMOS Inverter: Visual VTC
ESE 570: Digital Integrated Circuits and LSI Fundamentals Lec 0: February 4, 207 MOS Inverter: Dynamic Characteristics Lecture Outline! Review: Symmetric CMOS Inverter Design! Inverter Power! Dynamic Characteristics
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model
ECE 34 Electronic Circuits Lecture 35 CMOS Delay Model Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 3 - The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 6, 2017 Janakiraman, IITM
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationCPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville
CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More information