EE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage
|
|
- Magnus Gray
- 5 years ago
- Views:
Transcription
1 EE247 Lecure 18 ADC Converers Sampling Sampling swich induced disorion Sampling swich conducance dependence on inpu volage Sampling swich charge injecion Complemenary swich Use of dummy device Boom-plae swiching Track & hold circui T/H circui incorporaing gain EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 1 Sampling Disorion Effec of Supply Volage 10bi ADC & T/τ = 10 V DD V h = 2V V FS = 1V Effec of lower supply volage on sampling disorion HD3 increases by (V DD1 /V DD2 ) 2 HD2 increases by (V DD1 /V DD2 ) 10bi ADC & T/τ = 10 V DD V h = 4V V FS = 1V EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 2
2 Sampling Disorion SFDR sensiive o sampling disorion - improve lineariy by: Larger VDD Higher sampling bandwidh Soluions: Overdesign Larger swiches Increased swich charge injecion Increased nonlinear S & D juncion cap. Maximize VDD/VFS Decreased dynamic range if VDD cons. Complemenary swich Consan & max. S? f(n ) 10bi ADC T/τ = 20 V DD V h = 2V V FS = 1V EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 3 Pracical Sampling kt/c noise B 2 1 C 12kT B VFS Finie R sw limied bandwidh 1 1 R << 2 fcln 2 1 s 2 B ( ) g sw = f(n ) disorion v IN M1 Vin W g = g 1 for g µ C V V VDD V = h L ( ) ON o o ox DD h v OUT C Swich charge injecion Clock jier EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 4
3 Complemenary Swich g o g n o g o T =g on + g o p B g o p B Complemenary n & p swich advanages: Increase in he overall conducance Linearize he swich conducance for he range V hp < Vin < Vdd - V hn EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 5 Complemenary Swich Issues Supply Volage Evoluion Supply volage scales down wih echnology scaling Threshold volages do no scale accordingly Ref: A. Abo e al, A 1.5-V, 10-bi, 14.3-MS/s CMOS Pipeline Analog-o-Digial Converer, JSSC May 1999, pp EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 6
4 Complemenary Swich Effec of Supply Volage Scaling g o g o n g o T =g o n + g o p g o p B B As supply volage scales down inpu volage range for consan g o shrinks Complemenary swich no effecive when V DD becomes comparable o V h EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 7 Boosed & Consan S Sampling S =cons. OFF ON Gae volage S =low Device off Beware of signal feedhrough due o parasiic capaciors Increase gae overdrive volage as much as possible + keep S consan Swich overdrive volage independen of signal level Error due o finie R ON linear (o 1s order) Lower R on lower ime consan EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 8
5 Consan S Sampling (= he swich inpu erminal) EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 9 Consan S Sampling Circui VDD=3V P_N M1 M2 M3 M8 M6 VP1 100ns P C1 PB C2 C3 M12 P M4 M5 M9 VS1 1.5V 1MHz Va Vg M11 Vb Chold Sampling swich & C This Example: All device sizes:10µ/0.35µ All capacior size: 1pF EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 10
6 VDD=0 3V M1 0ff C1 PB 0 3V Clock Volage Doubler C2 M2 Sauraion mode 0 3V 0 (3V-V h M2 ) 0 0 M1 Triode Acquire charge C1 C2 PB 3V 0 VDD=3V M2 off 3V 0 3V (3V-V h M2 ) (6V-V h M2 ) 0 3V P P VP1 0 3V VP1 3V 0 a) Sar up b) Nex clock phase EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 11 Clock Volage Doubler M1 0ff 3V ~6V VDD=3V C1 PB 0 3V M2 C2 3V 0 M2 Triode (6V-V h M2 ) (3V-V h M2 ) ~ 3V Acquires charge Boh C1 & C2 charged o VDD afer one clock cycle P VP1 0 3V c) Nex clock phase EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 12
7 Clock Volage Doubler VDD=3V 2VDD M1 M2 P_Boos R1 R2 VDD C1 C2 PB P 0 VP1 Clock period: 100ns *R1 & R2=1GOhm dummy resisors added for simulaion only EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 13 Consan S Sampler: Φ LOW VDD=3V ~ 2 VDD (boosed clock) M3 Triode OFF VDD C3 M4 Sampling swich M11 is OFF VDD M12 Triode Inpu volage source OFF M11 OFF VS1 1.5V 1MHz Chold 1pF Device OFF C3 charged o VDD EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 14
8 Consan S Sampler: Φ HIGH M8 C3 previously charged o VDD VDD C3 1pF M9 VS1 1.5V 1MHz M11 Chold 1pF M8 & M9 are on: C3 across G-S of M11 M11 on wih consan VGS = VDD EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 15 Consan S Sampling Inpu Swich ae Chold Signal Inpu Signal EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 16
9 Complee Circui Clock Muliplier M7 & M13 for reliabiliy Remaining issues: -S consan only for n <V ou -Nonlineariy due o Vh dependance of M11on bodysource volage Swich Ref: A. Abo e al, A 1.5-V, 10-bi, 14.3-MS/s CMOS Pipeline Analog-o-Digial Converer, JSSC May 1999, pp EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 17 Consan Conducance Swich Ref: H. Pan e al., "A 3.3-V 12-b 50-MS/s A/D converer in 0.6um CMOS wih over 80-dB SFDR," IEEE J. Solid-Sae Circuis, pp , Dec EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 18
10 Consan Conducance Swich OFF Ref: H. Pan e al., "A 3.3-V 12-b 50-MS/s A/D converer in 0.6um CMOS wih over 80-dB SFDR," IEEE J. Solid-Sae Circuis, pp , Dec EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 19 Consan Conducance Swich M2 Consan curren consan g ds ON M1 replica of M2 & same VGS as M2 M1 also consan g ds Ref: H. Pan e al., "A 3.3-V 12-b 50-MS/s A/D converer in 0.6um CMOS wih over 80-dB SFDR," IEEE J. Solid-Sae Circuis, pp , Dec EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 20
11 Advanced Clock Boosing Technique Ref: M. Walari e al., "A self-calibraed pipeline ADC wih 200MHz IFsampling fronend," ISSCC 2002, Dig. Tech. Papers, pp. 314 Sampling Swich EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 21 Advanced Clock Boosing Technique clk low Sampling Swich clk low Capaciors C1a & C1b charged o VDD MS off Hold mode EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 22
12 Advanced Clock Boosing Technique clk high Sampling Swich clk high Top plae of C1a & C1b conneced o gae of sampling swich Boom plae of C1a conneced o V IN Boom plae of C1b conneced o V OUT VGS & VGD of MS VDD & ac signal on n3 average of V IN & V OUT EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 23 Advanced Clock Boosing Technique Ref: M. Walari e al., "A self-calibraed pipeline ADC wih 200MHz IFsampling fronend," ISSCC 2002, Dig. Tech. Papers, pp. 314 Sampling Swich Gae racks average of inpu and oupu, reduces effec of I R drop a high frequencies Bulk also racks signal reduced body effec (echnology used allows connecing bulk o S) Repored measured SFDR = 76.5dB a f in =200MHz EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 24
13 Swich Off-Mode Feedhrough Cancellaion Ref: M. Walari e al., "A self-calibraed pipeline ADC wih 200MHz IF-sampling fronend," ISSCC 2002, Dig. Techn. Papers, pp. 314 EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 25 Pracical Sampling M1 C V o R sw = f( ) disorion Swich charge injecion EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 26
14 Sampling Swich Charge Injecion V H +V h M1 V O V L V O DV C s off Firs assume is a DC volage When swich urns off offse volage induced on C s Why? EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 27 Sampling Swich Charge Injecion MOS xor operaing in riode region Cross secion view L D C ov Disribued channel resisance & gae & juncion capaciances G C ov L S D C HOLD C j sb B C j db Channel disribued RC nework Channel o subsrae juncion capaciance disribued & variable Over-lap capaciance C ov = L D xwxc ox associaed wih GS & GD overlap EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 28
15 Swich Charge Injecion Slow Clock V H +V h V L - off Slow clock clock fall ime >> device speed During he period (- o off ) curren in channel discharges channel charge ino low impedance signal source Only source of error Charge ransfer from C ov ino C s EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 29 Swich Charge Injecion Slow Clock VG V H C ov +V h D ov s C s Cov V = V + V V C + C ( ) i h L V L V O DV Cov V h V L Cs ( ε ) ( ) + V = V 1+ + V o i os - off Cov C where ε = ;V = V V C s ( ) ov os h L Cs EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 30
16 Swich Charge Injecion Slow Clock- Example 12m/0.35m M1 VO V H +V h C s =1pF ' 2 ov µ ox µ h C = 0.3fF/ C = 5fF/ V = 0.5V V L V O DV Cov 12µ x0.3ff/ µ ε = = =.36% 7 bi C 1pF s Cov Vos = ( Vh VL) = 1.8mV C s - off EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 31 Swich Charge Injecion Fas Clock M1 VO V H +V h C s =1pF V L V O DV Sudden gae volage drop no gae volage o esablish curren in channel channel charge has no choice bu o escape ou owards S & D off EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 32
17 Swich Charge Injecion Fas Clock Cov 1 Q Vo= ( VH VL) C + C 2 C ov s s Cov 1 WCox( L 2LD )(( VH Vi Vh) ) ( VH VL) C + C 2 C ov s s V = V ( 1+ ε ) + V o i os 1 WCoxL whereε = 2 C s ch V H V L V O +V h DV Cov 1 WCoxLV ( H Vh) Vos = ( VH VL) C 2 C s s Assumpion channel charge divided equally beween S & D Source of error channel charge ransfer + charge ransfer from C ov ino C s off EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 33 Swich Charge Injecion Fas Clock- Example 12m/0.35m M1 VO C s =1pF V H V IN +V h 2 ov µ ox µ h DD C = 0.3fF/ C = 5fF/ V = 0.5VV = 3V WLCox 12µ x0.35x5ff/ µ ε = 1/2 = = 2.1% 4.5 bi C 1pF s Cov 1 WCoxLV ( H Vh) Vos = ( VH VL) = 9mV 26.3mV = 45.3mV C 2 C s s V L V O off DV EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 34
18 Swich Charge Injecion Example-Summary 2.1% e 45mV V OS.36% Clock fall ime 1.8mV Clock fall ime Error funcion of: Clock fall ime Inpu volage level Source impedance Sampling capaciance Swich size EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 35 How do we reduce he error? Reduce swich size? 1Qch Vo = 2Cs Cs τ = RONCs = W µ Cox ( VGS Vh) L Swich Charge Injecion Error Reducion Consider he figure of meri (FOM): Cs 1 WCoxL( ( VH Vi Vh) ) FOM = τ Vo W µ Cox ( VGS Vh) 2 Cs L 2 L FOM µ Reducing swich size increases τ increased disorion no a viable soluion Small τ and small V use minimum chanel lengh For a given echnology τ x V=cons. EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 36
19 Sampling Swich Charge Injecion Summary Exra charge injeced ono sampling swich device urn-off Charge sharing wih C ov Channel charge ransfer Issues: DC offse Inpu dependan error volage disorion Soluions: Complemenary swich? Addiion of dummy swiches? Boom-plae sampling? EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 37 Swich Charge Injecion Complemenary Swich V H B V L B In slow clock case if area of n & p devices are equal effec of overlap capacior for n & p devices o firs order cancel (maching n & p widh and L) EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 38
20 Swich Charge Injecion Complemenary Swich Fas Clock ( ) Q = WC L V V V ch n n ox n H i h n ch p p ox p i L ( Vh p) Q = WC L V V V H 1 Q Q Vo 2 Cs Cs ch p ch n V L V = V ( 1+ ε ) + V o i os 1 WC L + WC L ε 2 C n ox n p ox p s In fas clock case Offse cancelled for equal device widh Inpu volage dependan error worse! B EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 39 Swich Charge Injecion Dummy Swich B M1 M2 V O V H B W M2 =1/2W M1 C s V L Dummy swich same L as main swich bu half W Main device clock goes low, dummy device goes high dummy swich acquires same amoun of channel charge main swich needs o lose Effecive only if exacly half of he charge ransferred o M2 and requires good maching beween clock fall/rise EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 40
21 Swich Charge Injecion Dummy Swich R M1 B M2 W M2 =1/2W M1 VO C s C s To guaranee half of charge goes o each side creae he same environmen on boh sides Add capacior equal o sampling capacior o he oher side of he swich + add fixed resisor o emulae inpu resisance of nex circui Issues: Degrades sampling bandwidh EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 41 Dummy Swich Effeciveness Tes Dummy swich W=1/2W main Noe large Ls good device area maching Ref: L. A. BIENSTMAN e al, An Eigh-Channel 8 13i Microprocessor Compaible NMOS D/A Converer wih Programmable Scaling, IEEE JSSC, VOL. SC-15, NO. 6, DECEMBER 1980 EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 42
22 Swich Charge Injecion Boom Plae Sampling b M1A V O+ + Cs a V H V L b M2A V O- - M1B Cs a M2B Swiches M2A@ B are opened slighly earlier compared o M1A&B Injeced charge by he opening of M2AB is consan & eliminaed when used differenially Since boom plae of C s is open when M1A&B are opened no charge injeced on C s EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 43 Flip-Around Track & Hold S2A D D D C S3 v IN S1A S2 v OUT S1 Concep based on boomplae sampling v CM EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 44
23 Flip-Around T/H S2A D D D C S3 v IN S1A S2 v OUT S1 v CM Concep based on boom-plae sampling EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 45 Flip-Around T/H S2A D D D C S3 Charging C v IN S1A S2 v OUT S1 v CM EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 46
24 Flip-Around T/H S2A D D D C S3 Holding v IN S1A S2 v OUT S1 v CM EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 47 Flip-Around T/H - Timing S2A D D D C S3 Sampling v IN S1A S2 v OUT S1 S1 opens earlier han S1A "Boom Plae Sampling" v CM EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 48
25 Charge Injecion A he insan of sampling, some of he charge sored in sampling swich S1 is dumped ono C Wih "Boom Plae Sampling", charge injecion comes only from S1 and is o firs-order independen of v IN Only a dc offse is added o he inpu signal This dc offse can be removed wih a differenial archiecure EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 49 Flip-Around T/H Consan swich S o minimize disorion S2A D D D C S3 v IN S1A S2 v OUT S1 v CM EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 50
26 Small Nch-only Flip-Around T/H S2A D D D C S3 v IN S1A S2 v OUT S1 v CM EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 51 Flip-Around T/H S1 is an n-channel MOSFET Since i always swiches he same volage, i s onresisance, R S1, is signal-independen (o firs order) Choosing R S1 >> R S1A minimizes he non-linear componen of R = R S1A + R S1 S1A is a wide (much lower resisance han S1) consan S swich In pracice size of S1A is limied by he (nonlinear) S/D capaciance ha also adds disorion If S1A s resisance is negligible delay depends only on S1 resisance S1 resisance is independen of v IN delay is independen of v IN EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 52
27 Differenial Flip-Around T/H S11 S12 Offse volage associaed wih charge injecion of S11 & S12 cancelled by differenial naure of he circui Ref: W. Yang, e al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC Wih 85-dB SFDR a Nyquis Inpu, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 53 Differenial Flip-Around T/H Gain=1 f2 Feedback facor=1 n-cm =V ou_com -V sig_com Amplifier needs o have large inpu common-mode compliance EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 54
28 Differenial Flip-Around T/H Choice of Sampling Swich Size THD simulaed w/o sampling swich boosed clock -45dB THD simulaed wih sampling swich boosed clock (see figure) Ref: K. Vleugels e al, A 2.5-V Sigma Dela Modulaor for Broadband Communicaions Applicaions IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER 2001, pp EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 55 Inpu Common-Mode Cancellaion Ref: R. Yen, e al. A MOS Swiched-Capacior Insrumenaion Amplifier, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-17, NO. 6,, DECEMBER EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 56
29 Inpu Common-Mode Cancellaion Track mode (φ high) V C1 =V I1, V C2 =V I2 V o1 =V o2 =0 Hold mode (φ low) V o1 +V o2 =0 V o1 -V o2 = -(V I1 -V I2 )(C 1 /(C 1 +C 3 )) Inpu common-mode level removed EECS 247 Lecure 18: Daa Converers 2005 H.K. Page 57
EE247 Lecture 17. EECS 247 Lecture 17: Data Converters- ADC Design, Sampling 2009 Page 1. Practical Sampling Summary So Far! v IN
EE247 Lecure 17 ADC Converers Sampling (coninued) Sampling swich consideraions Clock volage boosers Sampling swich charge injecion & clock feedhrough Complemenary swich Use of dummy device Boom-plae swiching
More informationEE247 Lecture 18. Practical Sampling Issues
EE247 Lecure 18 ADC Converers Sampling (coninued) Sampling swich charge injecion & clock feedhrough Complemenary swich Use of dummy device Boom-plae swiching Track & hold T/H circuis T/H combined wih summing/difference
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationChapter 6 MOSFET in the On-state
Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir
More informationOutline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation
Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy
More informationChapter 7 Response of First-order RL and RC Circuits
Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial
More informationEE 435. Lecture 31. Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecure 3 Absolue and Relaive Accuracy DAC Design The Sring DAC . Review from las lecure. DFT Simulaion from Malab Quanizaion Noise DACs and ADCs generally quanize boh ampliude and ime If convering
More informationReading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context
Reading Lecure 28: Single Sage Frequency response Prof J. S. Sih Reading: We are discussing he frequency response of single sage aplifiers, which isn reaed in he ex unil afer uli-sae aplifiers (beginning
More informationEE 330 Lecture 23. Small Signal Analysis Small Signal Modelling
EE 330 Lecure 23 Small Signal Analysis Small Signal Modelling Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00 p.m. on Thursday March 8 in Room Sweeney 1116 Review from Las
More informationLecture 28: Single Stage Frequency response. Context
Lecure 28: Single Sage Frequency response Prof J. S. Sih Conex In oday s lecure, we will coninue o look a he frequency response of single sage aplifiers, saring wih a ore coplee discussion of he CS aplifier,
More informationUniversity of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers
Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationPI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description
PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8-ohms a 3.0V Wide Range: 1.65V o 5.5V Rail-o-Rail ignal Range Conrol
More informationL1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter
page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic
More informationSystem-On-Chip. Embedding A/D Converters in SoC Applications. Overview. Nyquist Rate Converters. ADC Fundamentals Operations
Overview Embedding A/D Conversion in SoC applicaions Marin Anderson Dep. of Elecrical and Informaion Technology Lund Universiy, Sweden Fundamenal limiaions: Sampling and Quanizaion Pracical limiaions:
More informationi L = VT L (16.34) 918a i D v OUT i L v C V - S 1 FIGURE A switched power supply circuit with diode and a switch.
16.4.3 A SWITHED POWER SUPPY USINGA DIODE In his example, we will analyze he behavior of he diodebased swiched power supply circui shown in Figure 16.15. Noice ha his circui is similar o ha in Figure 12.41,
More informationEE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in
More informationES 250 Practice Final Exam
ES 50 Pracice Final Exam. Given ha v 8 V, a Deermine he values of v o : 0 Ω, v o. V 0 Firs, v o 8. V 0 + 0 Nex, 8 40 40 0 40 0 400 400 ib i 0 40 + 40 + 40 40 40 + + ( ) 480 + 5 + 40 + 8 400 400( 0) 000
More informationDesigning Information Devices and Systems I Spring 2019 Lecture Notes Note 17
EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive
More informationIntroduction to Digital Circuits
The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of
More informationThe problem with linear regulators
he problem wih linear regulaors i in P in = i in V REF R a i ref i q i C v CE P o = i o i B ie P = v i o o in R 1 R 2 i o i f η = P o P in iref is small ( 0). iq (quiescen curren) is small (probably).
More informationEECS 141: FALL 00 MIDTERM 2
Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6
Semiconducor Devices C. Hu: Modern Semiconducor Devices for Inegraed Circuis Chaper 6 For hose of you who are sudying a bachelor level and need he old course S-69.2111 Mikro- ja nanoelekroniikan perusee
More informationNon Linear Op Amp Circuits.
Non Linear Op Amp ircuis. omparaors wih 0 and non zero reference volage. omparaors wih hyseresis. The Schmid Trigger. Window comparaors. The inegraor. Waveform conversion. Sine o ecangular. ecangular o
More informationMore Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)
EECS 4 Spring 23 Lecure 2 EECS 4 Spring 23 Lecure 2 More igial Logic Gae delay and signal propagaion Clocked circui elemens (flip-flop) Wriing a word o memory Simplifying digial circuis: Karnaugh maps
More informationEE100 Lab 3 Experiment Guide: RC Circuits
I. Inroducion EE100 Lab 3 Experimen Guide: A. apaciors A capacior is a passive elecronic componen ha sores energy in he form of an elecrosaic field. The uni of capaciance is he farad (coulomb/vol). Pracical
More informationHomework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5
Homework-8() P8.3-, 3, 8, 0, 7, 2, 24, 28,29 P8.4-, 2, 5 Secion 8.3: The Response of a Firs Order Circui o a Consan Inpu P 8.3- The circui shown in Figure P 8.3- is a seady sae before he swich closes a
More informationAnalog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
More informationnon-linear oscillators
non-linear oscillaors The invering comparaor operaion can be summarized as When he inpu is low, he oupu is high. When he inpu is high, he oupu is low. R b V REF R a and are given by he expressions derived
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationUniversità degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.
Universià degli Sudi di Roma Tor Vergaa Diparimeno di Ingegneria Eleronica Analogue Elecronics Paolo Colanonio A.A. 2015-16 Diode circui analysis The non linearbehaviorofdiodesmakesanalysisdifficul consider
More informationCHAPTER 12 DIRECT CURRENT CIRCUITS
CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As
More informationdv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :
EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class
-Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml
More informationdv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition
. Assuming he passive sign convenion, dv i= C. d (a) i = (dc) 9 9 (b) (22)( 9)(6.2) i= e = 32.8e A 9 3 (c) i (22 = )(8 )(.) sin. = 7.6sin. pa 9 (d) i= (22 )(9)(.8) cos.8 = 58.4 cos.8 na 2. (a) C = 3 pf,
More informationEECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits
EEE25 ircui Analysis I Se 4: apaciors, Inducors, and Firs-Order inear ircuis Shahriar Mirabbasi Deparmen of Elecrical and ompuer Engineering Universiy of Briish olumbia shahriar@ece.ubc.ca Overview Passive
More informationAO V Complementary Enhancement Mode Field Effect Transistor
AO46 6V Complemenary Enhancemen Mode Field Effec Transisor General Descripion The AO46 uses advanced rench echnology MOSFETs o provide excellen and low gae charge. The complemenary MOSFETs may be used
More informationPhysical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
More informationDirect Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1
Direc Curren Circuis February 19, 2014 Physics for Scieniss & Engineers 2, Chaper 26 1 Ammeers and Volmeers! A device used o measure curren is called an ammeer! A device used o measure poenial difference
More informationEE 435 Lecture 42. Phased Locked Loops and VCOs
EE 435 Lecure 42 d Locked Loops and VCOs Basis PLL Archiecure Loop Filer (LF) Volage Conrolled Oscillaor (VCO) Frequency Divider N Applicaions include: Frequency Demodulaion Frequency Synhesis Clock Synchronizaion
More informationReading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.
PHY1 Elecriciy Topic 7 (Lecures 1 & 11) Elecric Circuis n his opic, we will cover: 1) Elecromoive Force (EMF) ) Series and parallel resisor combinaions 3) Kirchhoff s rules for circuis 4) Time dependence
More informationSilicon Controlled Rectifiers UNIT-1
Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
More informationSequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits
esigning Sequenial Logic Circuis Adaped from Chaper 7 of igial egraed Circuis A esign Perspecive Jan M. Rabaey e al. Copyrigh 23 Prenice Hall/Pearson Sequenial Logic pus Curren Sae COMBINATIONAL LOGIC
More informationEEEB113 CIRCUIT ANALYSIS I
9/14/29 1 EEEB113 CICUIT ANALYSIS I Chaper 7 Firs-Order Circuis Maerials from Fundamenals of Elecric Circuis 4e, Alexander Sadiku, McGraw-Hill Companies, Inc. 2 Firs-Order Circuis -Chaper 7 7.2 The Source-Free
More information8. Basic RL and RC Circuits
8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics
More informationVoltage/current relationship Stored Energy. RL / RC circuits Steady State / Transient response Natural / Step response
Review Capaciors/Inducors Volage/curren relaionship Sored Energy s Order Circuis RL / RC circuis Seady Sae / Transien response Naural / Sep response EE4 Summer 5: Lecure 5 Insrucor: Ocavian Florescu Lecure
More informationELEC Power Electronics
School of Elecrical Engineering & Telecommunicaions Universiy of New Souh Wales ELEC464 - Power Elecronics Power Elecronics Soluion of Tuorial - Basic Conceps in Power Elecronics Quesion. (a) V A R During
More informationTop View. Top View. V DS Gate-Source Voltage ±8 ±8 Continuous Drain Current Pulsed Drain Current C V GS I D -2.5 I DM P D 0.
V Complemenary MOSFET General Descripion The AO664 combines advanced rench MOSFET echnology wih a low resisance package o provide exremely low R DS(ON). This device is ideal for load swich and baery proecion
More informationLecture 13 RC/RL Circuits, Time Dependent Op Amp Circuits
Lecure 13 RC/RL Circuis, Time Dependen Op Amp Circuis RL Circuis The seps involved in solving simple circuis conaining dc sources, resisances, and one energy-sorage elemen (inducance or capaciance) are:
More informationPulse Generators. Any of the following calculations may be asked in the midterms/exam.
ulse Generaors ny of he following calculaions may be asked in he miderms/exam.. a) capacior of wha capaciance forms an RC circui of s ime consan wih a 0 MΩ resisor? b) Wha percenage of he iniial volage
More informationChapter 4. Circuit Characterization and Performance Estimation
VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion Jin-Fu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing
More informationS G V DS V GS Pulsed Drain Current B -15 Schottky reverse voltage Continuous Forward Current A F I DM V KA
ON473 2V PChannel MOSFET wih Schoky Diode General Descripion The ON473 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. Schoky diode is provided o faciliae he implemenaion
More informationEE 435. Lecture 35. Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecure 35 Absolue and Relaive Accuracy DAC Design The Sring DAC Makekup Lecures Rm 6 Sweeney 5:00 Rm 06 Coover 6:00 o 8:00 . Review from las lecure. Summary of ime and ampliude quanizaion assessmen
More information2.4 Cuk converter example
2.4 Cuk converer example C 1 Cuk converer, wih ideal swich i 1 i v 1 2 1 2 C 2 v 2 Cuk converer: pracical realizaion using MOSFET and diode C 1 i 1 i v 1 2 Q 1 D 1 C 2 v 2 28 Analysis sraegy This converer
More informationTop View. Top View S2 G2 S1 G1
AO49 3V Complemenary MOSFET General Descripion AO49 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. This complemenary N and P channel MOSFET configuraion is ideal for low
More informationLecture -14: Chopper fed DC Drives
Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor
More informationChapter 2: Principles of steady-state converter analysis
Chaper 2 Principles of Seady-Sae Converer Analysis 2.1. Inroducion 2.2. Inducor vol-second balance, capacior charge balance, and he small ripple approximaion 2.3. Boos converer example 2.4. Cuk converer
More informationR.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#
.#W.#Erickson# Deparmen#of#Elecrical,#Compuer,#and#Energy#Engineering# Universiy#of#Colorado,#Boulder# Chaper 2 Principles of Seady-Sae Converer Analysis 2.1. Inroducion 2.2. Inducor vol-second balance,
More informationChapter 5-4 Operational amplifier Department of Mechanical Engineering
MEMS08 Chaper 5-4 Operaional amplifier Deparmen of Mechanical Engineering Insrumenaion amplifier Very high inpu impedance Large common mode rejecion raio (CMRR) Capabiliy o amplify low leel signals Consisen
More informationFirst Order RC and RL Transient Circuits
Firs Order R and RL Transien ircuis Objecives To inroduce he ransiens phenomena. To analyze sep and naural responses of firs order R circuis. To analyze sep and naural responses of firs order RL circuis.
More informationHV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect
H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser
More information( ) ( ) if t = t. It must satisfy the identity. So, bulkiness of the unit impulse (hyper)function is equal to 1. The defining characteristic is
UNIT IMPULSE RESPONSE, UNIT STEP RESPONSE, STABILITY. Uni impulse funcion (Dirac dela funcion, dela funcion) rigorously defined is no sricly a funcion, bu disribuion (or measure), precise reamen requires
More informationFundamentals of Power Electronics Second edition. Robert W. Erickson Dragan Maksimovic University of Colorado, Boulder
Fundamenals of Power Elecronics Second ediion Rober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder Chaper 1: Inroducion 1.1. Inroducion o power processing 1.2. Some applicaions of power elecronics
More informationEEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis
EEC 118 Lecure #15: Inerconnec Rajeevan Amiraraja Universiy of California, Davis Ouline Review and Finis: Low Power Design Inerconnec Effecs: Rabaey C. 4 and C. 9 (Kang & Leblebici, 6.5-6.6) Amiraraja,
More informationV AK (t) I T (t) I TRM. V AK( full area) (t) t t 1 Axial turn-on. Switching losses for Phase Control and Bi- Directionally Controlled Thyristors
Applicaion Noe Swiching losses for Phase Conrol and Bi- Direcionally Conrolled Thyrisors V AK () I T () Causing W on I TRM V AK( full area) () 1 Axial urn-on Plasma spread 2 Swiching losses for Phase Conrol
More informationBasic Circuit Elements Professor J R Lucas November 2001
Basic Circui Elemens - J ucas An elecrical circui is an inerconnecion of circui elemens. These circui elemens can be caegorised ino wo ypes, namely acive and passive elemens. Some Definiions/explanaions
More informationIntroduction to AC Power, RMS RMS. ECE 2210 AC Power p1. Use RMS in power calculations. AC Power P =? DC Power P =. V I = R =. I 2 R. V p.
ECE MS I DC Power P I = Inroducion o AC Power, MS I AC Power P =? A Solp //9, // // correced p4 '4 v( ) = p cos( ω ) v( ) p( ) Couldn' we define an "effecive" volage ha would allow us o use he same relaionships
More informationINDEX. Transient analysis 1 Initial Conditions 1
INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera
More informationCHAPTER 6: FIRST-ORDER CIRCUITS
EEE5: CI CUI T THEOY CHAPTE 6: FIST-ODE CICUITS 6. Inroducion This chaper considers L and C circuis. Applying he Kirshoff s law o C and L circuis produces differenial equaions. The differenial equaions
More informationZhihan Xu, Matt Proctor, Ilia Voloh
Zhihan Xu, Ma rocor, lia Voloh - GE Digial Energy Mike Lara - SNC-Lavalin resened by: Terrence Smih GE Digial Energy CT fundamenals Circui model, exciaion curve, simulaion model CT sauraion AC sauraion,
More informationPhase Noise in CMOS Differential LC Oscillators
Phase Noise in CMOS Differenial LC Oscillaors Ali Hajimiri Thomas H. Lee Sanford Universiy, Sanford, CA 94305 Ouline Inroducion and Definiions Tank Volage Noise Sources Effec of Tail Curren Source Measuremen
More informationEE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD
More informationExperimental Buck Converter
Experimenal Buck Converer Inpu Filer Cap MOSFET Schoky Diode Inducor Conroller Block Proecion Conroller ASIC Experimenal Synchronous Buck Converer SoC Buck Converer Basic Sysem S 1 u D 1 r r C C R R X
More informationChapter 5: Control Volume Approach and Continuity Principle Dr Ali Jawarneh
Chaper 5: Conrol Volume Approach and Coninuiy Principle By Dr Ali Jawarneh Deparmen of Mechanical Engineering Hashemie Universiy 1 Ouline Rae of Flow Conrol volume approach. Conservaion of mass he coninuiy
More informationECE 2100 Circuit Analysis
ECE 1 Circui Analysis Lesson 37 Chaper 8: Second Order Circuis Discuss Exam Daniel M. Liynski, Ph.D. Exam CH 1-4: On Exam 1; Basis for work CH 5: Operaional Amplifiers CH 6: Capaciors and Inducor CH 7-8:
More informationChapter 1 Fundamental Concepts
Chaper 1 Fundamenal Conceps 1 Signals A signal is a paern of variaion of a physical quaniy, ofen as a funcion of ime (bu also space, disance, posiion, ec). These quaniies are usually he independen variables
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationLabQuest 24. Capacitors
Capaciors LabQues 24 The charge q on a capacior s plae is proporional o he poenial difference V across he capacior. We express his wih q V = C where C is a proporionaliy consan known as he capaciance.
More informationBasic Principles of Sinusoidal Oscillators
Basic Principles of Sinusoidal Oscillaors Linear oscillaor Linear region of circui : linear oscillaion Nonlinear region of circui : ampliudes sabilizaion Barkhausen crierion X S Amplifier A X O X f Frequency-selecive
More informationChapter 10 INDUCTANCE Recommended Problems:
Chaper 0 NDUCTANCE Recommended Problems: 3,5,7,9,5,6,7,8,9,,,3,6,7,9,3,35,47,48,5,5,69, 7,7. Self nducance Consider he circui shown in he Figure. When he swich is closed, he curren, and so he magneic field,
More informationPhys1112: DC and RC circuits
Name: Group Members: Dae: TA s Name: Phys1112: DC and RC circuis Objecives: 1. To undersand curren and volage characerisics of a DC RC discharging circui. 2. To undersand he effec of he RC ime consan.
More informationChapter 8 The Complete Response of RL and RC Circuits
Chaper 8 The Complee Response of RL and RC Circuis Seoul Naional Universiy Deparmen of Elecrical and Compuer Engineering Wha is Firs Order Circuis? Circuis ha conain only one inducor or only one capacior
More informationModeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies
Modeling he Overshooing Effec for CMOS Inverer in Nanomeer Technologies Zhangcai Huang, Hong Yu, Asushi Kurokawa and Yasuaki Inoue Graduae School of Informaion, Producion and Sysems, Waseda Universiy,
More informationChapter 4 AC Network Analysis
haper 4 A Nework Analysis Jaesung Jang apaciance Inducance and Inducion Time-Varying Signals Sinusoidal Signals Reference: David K. heng, Field and Wave Elecromagneics. Energy Sorage ircui Elemens Energy
More informationV DS. 100% UIS Tested 100% R g Tested. Top View. Top View S2 G2
3V Dual PChannel MOSFET General Descripion The AO483 uses advanced rench echnology o provide excellen R DS(ON) wih low gae charge. This device is suiable for use as a load swich or in PWM applicaions.
More informationCosmic Feb 06, 2007 by Raja Reddy P
osmic ircuis@iisc, Feb 6, 7 by aja eddy P. ou() i() alculae ou(s)/(s). plo o(). calculae ime consan and pole frequency. ou ( e τ ) ou (s) ( s) Time consan (/) Pole frequency : ω p. i() n he above circui
More informationHall effect. Formulae :- 1) Hall coefficient RH = cm / Coulumb. 2) Magnetic induction BY 2
Page of 6 all effec Aim :- ) To deermine he all coefficien (R ) ) To measure he unknown magneic field (B ) and o compare i wih ha measured by he Gaussmeer (B ). Apparaus :- ) Gauss meer wih probe ) Elecromagne
More informationEE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 0 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time Propagaion Delay in Saic MOS Family F Propagaion hrough k levels of logic + + + + HL HLn LH(n-1)
More informationRC, RL and RLC circuits
Name Dae Time o Complee h m Parner Course/ Secion / Grade RC, RL and RLC circuis Inroducion In his experimen we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors.
More informationLearning Objectives: Practice designing and simulating digital circuits including flip flops Experience state machine design procedure
Lab 4: Synchronous Sae Machine Design Summary: Design and implemen synchronous sae machine circuis and es hem wih simulaions in Cadence Viruoso. Learning Objecives: Pracice designing and simulaing digial
More informationChapter 28 - Circuits
Physics 4B Lecure Noes Chaper 28 - Circuis Problem Se #7 - due: Ch 28 -, 9, 4, 7, 23, 38, 47, 53, 57, 66, 70, 75 Lecure Ouline. Kirchoff's ules 2. esisors in Series 3. esisors in Parallel 4. More Complex
More informationV L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.
ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buck-boos converer in he coninuous conducion
More informationLab 10: RC, RL, and RLC Circuits
Lab 10: RC, RL, and RLC Circuis In his experimen, we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors. We will sudy he way volages and currens change in
More information( ) = Q 0. ( ) R = R dq. ( t) = I t
ircuis onceps The addiion of a simple capacior o a circui of resisors allows wo relaed phenomena o occur The observaion ha he ime-dependence of a complex waveform is alered by he circui is referred o as
More informationLaplace Transforms. Examples. Is this equation differential? y 2 2y + 1 = 0, y 2 2y + 1 = 0, (y ) 2 2y + 1 = cos x,
Laplace Transforms Definiion. An ordinary differenial equaion is an equaion ha conains one or several derivaives of an unknown funcion which we call y and which we wan o deermine from he equaion. The equaion
More informationIXFK120N65X2 IXFX120N65X2
X2-Class HiPerFET TM Power MOSFET N-Channel Enhancemen Mode Avalanche Raed Fas Inrinsic iode Preliminary Technical Informaion IXFK2N65X2 IXFX2N65X2 V SS = 6 I 25 = 2A R S(on) 24m TO-264 (IXFK) Symbol Tes
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationOptimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product
010 3rd Inernaional Conference on VLSI Design Opimized Sage Raio of Tapered CMOS Inverers for Minimum Power and Mismach Jier Produc R. Dua*, T. K Bhaacharyya*, X. Gao and E. A. M. Klumperink *E & ECE Deparmen,
More informationLecture 15: Differential Pairs (Part 2)
Lecure 5: ifferenial Pairs (Par ) Gu-Yeon Wei ivision of Enineerin and Applied Sciences Harvard Universiy uyeon@eecs.harvard.edu Wei Overview eadin S&S: Chaper 6.6 Suppleenal eadin S&S: Chaper 6.9 azavi,
More information