MOS: Metal-Oxide-Semiconductor
|
|
- Job Robinson
- 5 years ago
- Views:
Transcription
1 hapter 5 MOS apacitor MOS: Metal-Oxide-Semiconductor metal ate ate SiO 2 N + SiO 2 N + Si body P-body MOS capacitor MOS tranitor Semiconductor Device for Interated ircuit (. Hu) Slide 5-1
2 hapter 5 MOS apacitor E c N + polyilicon 3.1 e E c 3.1 e SiO 2 P-Silicon body E c ate 9e body (a) (b) How doe one arrive at thi enery-band diaram for 0? Semiconductor Device for Interated ircuit (. Hu) Slide 5-2
3 5.1 Flat-band ondition and Flat-band oltae χ SiO e E c E 0 qψ 3.1 e 3.1 e χ Si q ψ χ Si + (E c ) 4.05e E c, N + -poly-si E 0 : acuum level E 0 : Work function E 0 E c : Electron affinity Si/SiO 2 enery barrier 9e SiO e P-body E c The band i flat at a particular ate voltae. ψ ψ Semiconductor Device for Interated ircuit (. Hu) Slide 5-3
4 5.2 Surface Accumulation 3.1e E c, E 0 q qφ M O S E c Make <. + φ + φ : urface potential, band bendin : voltae acro the ide φ i neliible when the urface i in accumulation becaue a little band-bendin lead to a lare accumulation chare. Semiconductor Device for Interated ircuit (. Hu) Slide 5-4
5 < 5.2 Surface Accumulation accumulation chare, Q acc P-Si body Gau Law SiO 2 ate Q acc Q / Q / ( ) acc Semiconductor Device for Interated ircuit (. Hu) Slide 5-5
6 5.3 Surface Depletion ate SiO depletion layer chare, Q dep P-Si body > E c, q q qφ W dep depletion reion E c Ev M O S (a) (b) Q Q dep qn a W dep qn a 2ε φ Semiconductor Device for Interated ircuit (. Hu) Slide 5-6
7 5.3 Surface Depletion + φ + + φ + qn a 2ε φ an thi equation be olved to yield φ? Semiconductor Device for Interated ircuit (. Hu) Slide 5-7
8 5.4 Threhold ondition and Threhold oltae threhold (of inverion) E c threhold : n N a, or (E c ) urface ( ) bulk, or q q t D A qφ Β B E i AB, and D E c, φ t 2φ B kt 2 ln q N n i a M O S qφ B E 2 ( E f E v ) bulk kt q ln N n i v kt q ln N N v a kt q ln N n i a Semiconductor Device for Interated ircuit (. Hu) Slide 5-8
9 Threhold oltae + + t + 2 φ + B qn a 2ε 2φ B Alternative definition of the threhold condition : φ t t φ B kt N a ln q n + φ B i 2qN a 2ε ( φ B ) Semiconductor Device for Interated ircuit (. Hu) Slide 5-9
10 Threhold oltae t (), N + ate/p-body T 20nm t (), P + ate/n-body + for P-body, for N-body: t Body Dopin Denity (cm -3 ) ± 2 φ ± B qn ub 2ε 2φ B Semiconductor Device for Interated ircuit (. Hu) Slide 5-10
11 5.5 Stron Inverion Beyond Threhold > t W dep W dmax 2ε φt qn a > t - E c ate SiO E c, q Ev Q dep P-Si ubtrate Q inv M O S Semiconductor Device for Interated ircuit (. Hu) Slide 5-11
12 Inverion Layer hare, Q inv (/cm 2 ) t + φ Q t inv Q dep Q inv Q inv + φ t + qn a 2ε φ t ( t Q ) inv > t > t ate ate SiO 2 SiO 2 N N + N-Si P-body P-body Semiconductor Device for Interated ircuit (. Hu) Slide 5-12
13 Review : Baic MOS apacitor Theory φ 2φ t accumulation depletion inverion W dep W dmax W dmax (2ε 2φ Β /qν a ) 1/2 (φ ) 1/2 accumulation depletion t inverion Semiconductor Device for Interated ircuit (. Hu) Slide 5-13
14 Review : Baic MOS apacitor Theory Q dep qn a W dep (a) accumulation depletion inverion 0 qn a W dep t qna Wdmax total ubtrate chare, Q Q Q + Q + Q acc dep inv Q inv Q (b) accumulation depletion inverion t accumulation reime depletion reime inverion reime lope 0 t Q acc lope Q inv (c) t lope accumulation depletion inverion Semiconductor Device for Interated ircuit (. Hu) Slide 5-14
15 5.6 MOS haracteritic i cap dq d dq d v ac ~ Meter MOS apacitor Semiconductor Device for Interated ircuit (. Hu) Slide 5-15
16 5.6 MOS haracteritic dq d dq d Semiconductor Device for Interated ircuit (. Hu) Slide 5-16
17 haracteritic In the depletion reime: accumulation depletion inverion t dep ( qn a ε ) Semiconductor Device for Interated ircuit (. Hu) Slide 5-17
18 Supply of Inverion hare May be Limited ate Accumulation P-ubtrate ate dep Depletion P-ubtrate W dep ate ate N + Inverion D and A P-ubtrate W dmax D A dmax -- Inverion P-ubtrate W dmax In each cae,? Semiconductor Device for Interated ircuit (. Hu) Slide 5-18
19 apacitor and Tranitor (or HF and LF ) MOS tranitor at any f, LF capacitor, or quai-tatic HF capacitor accumulation depletion inverion t Semiconductor Device for Interated ircuit (. Hu) Slide 5-19
20 Quai-Static of MOS apacitor t accumulation depletion inverion The quai-tatic i obtained by the application of a low linearramp voltae (< 0.1/) to the ate, while meaurin I with a very enitive D ammeter. i calculated from I d /dt. Thi allow ufficient time for Q inv to repond to the low-chanin. Semiconductor Device for Interated ircuit (. Hu) Slide 5-20
21 EXAMPLE : of MOS apacitor and Tranitor MOS tranitor, QS HF capacitor Doe the QS or the HF capacitor apply? (1) MOS tranitor, 10kHz. (Anwer: QS ). (2) MOS tranitor, 100MHz. (Anwer: QS ). (3) MOS capacitor, 100MHz. (Anwer: HF capacitor ). (4) MOS capacitor, 10kHz. (Anwer: HF capacitor ). (5) MOS capacitor, low ramp. (Anwer: QS ). (6) MOS tranitor, low ramp. (Anwer: QS ). Semiconductor Device for Interated ircuit (. Hu) Slide 5-21
22 5.7 Oxide hare A Modification to and t Q /, E c E c, E c E c ate ide body ate ide body (a) (b) ψ 0 Q / ψ Q / Semiconductor Device for Interated ircuit (. Hu) Slide 5-22
23 5.7 Oxide hare A Modification to and t Three type of ide chare: Fixed ide chare, Si + Mobile ide chare, Na + (due to odium contamination) Stre-induced chare-a reliability iue Semiconductor Device for Interated ircuit (. Hu) Slide 5-23
24 EXAMPLE: Interpret thi meaured dependence on ide thickne. The ate electrode i N + poly-ilicon. 10 nm 20 nm 30 nm 0 T What doe it tell u? Body work function? Dopin type? Other? Solution: ψ ψ Q T / ε Semiconductor Device for Interated ircuit (. Hu) Slide 5-24
25 from intercept ψ ψ 0.15 E 0, vacuum level ψ ψ ψ , E c E c N + -Siate Sibody N-type ubtrate, N d n N c e 0.15 e kt cm -3 from lope Q / cm 2 Semiconductor Device for Interated ircuit (. Hu) Slide 5-25
26 5.8 Poly-Silicon Gate Depletion Effective Increae in T Gau Law W ε / qn P + dpoly P + poly-si poly poly 1 + ε T + W 1 dpoly poly / 3 1 T ε W + ε dpoly 1 N-body If W dpoly 15 Å, what i the effective increae in T? Why i a reduction in undeirable? Semiconductor Device for Interated ircuit (. Hu) Slide 5-26
27 Effect of Poly-Gate Depletion on Q inv Q inv φ ( poly t ) W dpoly E c, How can poly-depletion by minimized? qφ poly E c P + -ate N-ubtrate Semiconductor Device for Interated ircuit (. Hu) Slide 5-27
28 EXAMPLE : Poly-Silicon Gate Depletion, the voltae acro a 2 nm thin ide, i 1. The P + polyate dopin i N poly cm -3 and ubtrate N d i cm -3. Find (a) W dpoly, (b) φ poly, and (c). Solution: (a) W dpoly ε / qn poly ε cm nm / T qn poly (F/cm) cm 3 Semiconductor Device for Interated ircuit (. Hu) Slide 5-28
29 EXAMPLE : Poly-Silicon Gate Depletion (b) W dpoly 2ε φ qn poly poly φ dpoly 2 qn polywdpoly / 2ε 0.11 (c) + φ t + + φ poly E kt Nc ln q q Nd I the lo of 0.11 from the 1.01 inificant? Semiconductor Device for Interated ircuit (. Hu) Slide 5-29
30 5.9 Inverion and Accumulation hare-layer Thickne Quantum Mechanical Effect Averae inverion-layer location below the Si/SiO 2 interface i called the inverion-layer thickne, T inv. Electron Denity ate poly-si depletion reion SiO 2 Quantum mechanical theory Å A Phyical T effective T What equation need to be olved to find n(x)? Doe T inv chane with varyin? Semiconductor Device for Interated ircuit (. Hu) Slide 5-30
31 Electrical Oxide Thickne, T e T e T + Wdpoly / 3 + Tinv / 3 at dd ( + t )/T can be hown to be the averae electric field in the inverion layer. T inv of hole i larer than that of electron becaue of difference in effective ma. Semiconductor Device for Interated ircuit (. Hu) Slide 5-31
32 Q inv Effective Oxide Thickne and Effective Oxide apacitance e( t T e T + Wdpoly / 3 + Tinv ) / 3 Baic with poly-depletion data with poly-depletion and chare-layer thickne Which i wore in reduction : P + -poly over N-body or N + -poly over P-body? Semiconductor Device for Interated ircuit (. Hu) Slide 5-32
33 5.10 D Imaer E c - E c E c, E c, (a) Deep depletion, Q inv 0 (b) Expoed to liht Semiconductor Device for Interated ircuit (. Hu) Slide 5-33
34 3 2 1 D hare Tranfer 1 > 2 3 (a) ide depletion reion P-Si > 1 > 3 (b) depletion reion ide P-Si 2 > (c) depletion reion ide P-Si Semiconductor Device for Interated ircuit (. Hu) Slide 5-34
35 5.11 hapter Summary N-type device: N + -polyilicon ate over P-body P-type device: P + -polyilicon ate over N-body ψ ψ ( Q / T ) + φ + ( + φ poly ) + φ Q / ( + φ poly ) Semiconductor Device for Interated ircuit (. Hu) Slide 5-35
36 5.11 hapter Summary φ ± 2 or ( φ ) t φ B ± B φ B kt ln q N n ub i t +φ ± t qn ub 2ε φ t + : N-type device, : P-type device Semiconductor Device for Interated ircuit (. Hu) Slide 5-36
37 5.11 hapter Summary N-type Device (N + -ate over P-ubtrate) P-type Device (P + -ate over N-ubtrate) <0 Flat-band >0 t >0 Threhold t <0 What the diaram like at > t? at 0? Semiconductor Device for Interated ircuit (. Hu) Slide 5-37
38 5.11 hapter Summary N-type Device (N + -ate over P-ubtrate) QS Tranitor P-type Device (P + -ate over N-ubtrate) apacitor (HF) What i the root caue of the low in the HF branch? Semiconductor Device for Interated ircuit (. Hu) Slide 5-38
Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationThermionic Emission Theory
hapter 4. PN and Metal-Semiconductor Junction Thermionic Emiion Theory Energy band diagram of a Schottky contact with a forward bia V applied between the metal and the emiconductor. Electron concentration
More informationSolid State Device Fundamentals. MOS Capacitor
Solid Stte Device Fundmentl MOS pcitor Solid Stte Device Fundmentl Metl-Oxide-Semiconductor cpcitor MOS cpcitor i the centrl prt of emiconductor field effect trnitor. Gte metl Source te d Drin SiO 2 N
More informationEE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor
EE105 - Spring 007 Microelectronic Device and ircuit Metal-Oide-Semiconductor (MOS) apacitor Lecture 4 MOS apacitor The MOS tructure can be thought of a a parallel-plate capacitor, with the top plate being
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationLecture 8. MOS (Metal Oxide Semiconductor) Structures
Lecture 8 MOS (Metal Oie Semiconuctor) Structure In thi lecture you will learn: The funamental et of equation governing the behavior of MOS capacitor Accumulation, Flatban, Depletion, an Inverion Regime
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationMOSFET Models. The basic MOSFET model consist of: We will calculate dc current I D for different applied voltages.
MOSFET Model The baic MOSFET model conit of: junction capacitance CBS and CB between ource (S) to body (B) and drain to B, repectively. overlap capacitance CGO and CGSO due to gate (G) to S and G to overlap,
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationEE C245 - ME C218. Fall 2003
EE C45 - ME C8 Introduction to MEMS Dein all 003 Roer Howe and Thara Srinivaan Lecture Electrotatic Actuator II EE C45 ME C8 all 003 Lecture Today Lecture Linear (v. diplacement) electrotatic actuation:
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationMOS electrostatic: Quantitative analysis
MOS electrotatic: Quantitative analyi In thi cla, we will Derive analytical expreion for the charge denity, electric field and the electrotatic potential. xpreion for the depletion layer width Decribe
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics
EE66: olid tate evices Lecture 22 MOcap Frequency Response MOFET I- haracteristics erhard Klimeck gekco@purdue.edu. Background 2. mall signal capacitances 3. Large signal capacitance 4. Intermediate ummary
More informationLecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 22-1 Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007 Contents: 1. Ideal MOS structure
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationMetal-Semiconductor Interfaces. Metal-Semiconductor contact. Schottky Barrier/Diode. Ohmic Contacts MESFET. UMass Lowell Sanjeev Manohar
Metal-Semiconductor Interface Metal-Semiconductor contact Schottky Barrier/iode Ohmic Contact MESFET UMa Lowell 10.5 - Sanjeev evice Building Block UMa Lowell 10.5 - Sanjeev UMa Lowell 10.5 - Sanjeev Energy
More informationECE606: Solid State Devices Lecture 24 MOSFET non-idealities
EE66: Solid State Devices Lecture 24 MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline ) Flat band voltage - What is it and how to measure it? 2) Threshold voltage shift due to trapped charges
More informationECE-305: Fall 2017 Metal Oxide Semiconductor Devices
C-305: Fall 2017 Metal Oxide Semiconductor Devices Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel lectrical and Computer ngineering Purdue
More informationMOSFET DC Models. In this set of notes we will. summarize MOSFET V th model discussed earlier. obtain BSIM MOSFET V th model
n thi et of note we will MOSFET C Model ummarize MOSFET V th model dicued earlier obtain BSM MOSFET V th model decribe V th model parameter ued in BSM develop piece-wie compact MOSFET S model: baic equation
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More information6.152J / 3.155J Spring 05 Lecture 08-- IC Lab Testing. IC Lab Testing. Outline. Structures to be Characterized. Sheet Resistance, N-square Resistor
IC Lab Testing Review Process Outline Structures to be Characterized Resistors Sheet Resistance, Nsquare Resistor MOS Capacitors Flatband Voltage, Threshold Voltage, Oxide Thickness, Oxide Charges, Substrate
More informationLecture 22 Field-Effect Devices: The MOS Capacitor
Lecture 22 Field-Effect Devices: The MOS Capacitor F. Cerrina Electrical and Computer Engineering University of Wisconsin Madison Click here for link to F.C. homepage Spring 1999 0 Madison, 1999-II Topics
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationVgs Forms a Channel CS/EE MOS Capacitor. N-type Transistor
V Form a hannel S/EE 670 MOS Tranitor Model Electrical Effect Propaation Delay N-type Tranitor MOS apacitor ate and body form MOS capacitor Operatin mode Accumulation V < 0 + - Depletion Inverion (a) polyilicon
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationMENA9510 characterization course: Capacitance-voltage (CV) measurements
MENA9510 characterization course: Capacitance-voltage (CV) measurements 30.10.2017 Halvard Haug Outline Overview of interesting sample structures Ohmic and schottky contacts Why C-V for solar cells? The
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationLecture 7 MOS Capacitor
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 7 MOS Capacitor Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationECE Semiconductor Device and Material Characterization
EE 483 emiconductor Device and Material haracterization Dr. Alan Doolittle chool of Electrical and omputer Engineering Georgia Institute of Technology As with all of these lecture slides, I am indebted
More informationMOS Devices and Circuits
hapter 3 Microelectronics and emiconductor Materials MO Devices and ircuits Prepared by Dr. Lim oo King 0 Jan 011 hapter 3 MO Devices and ircuits... 97 3.0 Introduction... 97 3.1 MO apacitor... 97 3.1.1
More informationESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15
ESE 570 MOS TRANSISTOR THEORY Part 1 TwoTerminal MOS Structure 2 GATE Si Oxide interface n n Mass Action Law VB 2 Chemical Periodic Table Donors American Chemical Society (ACS) Acceptors Metalloids 3 Ideal
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationSemiconductor Junctions
8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationLecture 23 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 4, 2007
6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 231 Lecture 23 The Si surface and the MetalOxideSemiconductor Structure (cont.) April 4, 2007 Contents: 1. Ideal MOS structure under
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationCVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process Standard MFSIN-HU-2 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationCVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process Standard MFSIN-HU-1 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationMicroelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -
6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium
More informationFabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors
Fabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors 6 MOS capacitors were fabricated on silicon substrates. ALD deposited Aluminum Oxide was used as dielectric material. Various electrical
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationSemiconductor Physics and Devices
EE321 Fall 2015 Semiconductor Phyic and Device November 30, 2015 Weiwen Zou ( 邹卫文 ) Ph.D., Aociate Prof. State Key Lab of advanced optical communication ytem and network, Dept. of Electronic Engineering,
More informationCVD-3 SIO-HU SiO 2 Process
CVD-3 SIO-HU SiO 2 Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard SIO-HU Process N 2 O Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationCHAPTER 5 MOS FIELD-EFFECT TRANSISTORS
CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancement-type N-MOS transistor 5.3 I-V characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5
More informationContent. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching
Content MIS Capacitor Accumulation Depletion Inversion MOS CAPACITOR 1 MIS Capacitor Metal Oxide C ox p-si C s Components of a capacitance model for the MIS structure 2 MIS Capacitor- Accumulation ρ( x)
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Fabrication of semiconductor sensor
More informationECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities
ECE66: Solid State evices Lecture 3 MOSFET I- Characteristics MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline 1) Square law/ simplified bulk charge theory ) elocity saturation in simplified
More information4. CMOS Transistor Theory CS755
4. CMOS Tranitor Theory Lat moule: mplementin loic function with CMOS tranitor Thi moule: Baic behavior of CMOS tranitor at the electrical level Electrical Propertie Neceary to unertan the baic electrical
More informationUT Austin, ECE Department VLSI Design 4. CMOS Transistor Theory
UT Autin, EE Department S Dein 4. MOS Tranitor Theory 4. MOS Tranitor Theory at moule: mplementin loic function with MOS tranitor Thi moule: Baic ehavior of MOS tranitor at the electrical level D. Z. Pan
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationImpact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
PACS 85.0.Tv Impact of sidewall spacer on ate leakae behavior of nano-scale MOSFETs Ashwani K. Rana 1, Narottam Chand, Vinod Kapoor 1 1 Department of Electronics and Communication, National Institute of
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More information55:041 Electronic Circuits
55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear
More informationDept. of Materials Science and Engineering. Electrical Properties Of Materials
Problem Set 12 Solutions See handout "Part 4: Heterojunctions MOS Devices" (slides 9-18) Using the Boise State Energy Band Diagram program, build the following structure: Gate material: 5nm p + -Poly Si
More informationMidterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
More informationIntegrated Circuit Fundamentals
Chapter UEE3/UEEG43 Integrated Circuit Design Integrated Circuit undamentals Prepared by Dr. Lim oo King 0 Jan 011. Chapter Integrated Circuit undamentals... 17.0 Introduction... 17.1 Effects of Bias Voltage...
More informationSUPPLEMENTARY INFORMATION
Hihly efficient ate-tunable photocurrent eneration in vertical heterostructures of layered materials Woo Jon Yu, Yuan Liu, Hailon Zhou, Anxian Yin, Zhen Li, Yu Huan, and Xianfen Duan. Schematic illustration
More informationLecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.
More informationPart 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics
MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),
More informationLeakage Current Through the Ultra Thin Silicon Dioxide
Aian Journal of Chemitry ol. No. 3 (009) 399-404 Leakage Current Through the Ultra Thin Silicon Dioxide A. BAHA*. EME and. EZAZADEH Department of Phyic Faculty of Baic Science Univerity of Mazandaran P.O.
More informationFIELD EFFECT TRANSISTORS:
Chapter 10 FIEL EFFECT TRANITOR: MOFET The following overview gures describe important issues related to the most important electronic device. NUMBER OF ACTIVE EVICE/CHIP MOORE' LAW Gordon Moore, co-founder
More informationTransport in Metal-Oxide-Semiconductor Structures
Engineering Materials Transport in MetalOxideSemiconductor Structures Mobile Ions Effects on the Oxide Properties Bearbeitet von Hamid Bentarzi 1. Auflage 2011. Buch. xiv, 106 S. Hardcover ISBN 978 3 642
More informationEE 130 Intro to MS Junctions Week 6 Notes. What is the work function? Energy to excite electron from Fermi level to the vacuum level
EE 13 Intro to S Junctions eek 6 Notes Problem 1 hat is the work function? Energy to ecite electron from Fermi level to the vacuum level Electron affinity of 4.5eV Electron affinity of Ge 4.eV orkfunction
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Homework 4 Due on March 01, 2018 at 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationWeek 3, Lectures 6-8, Jan 29 Feb 2, 2001
Week 3, Lectures 6-8, Jan 29 Feb 2, 2001 EECS 105 Microelectronics Devices and Circuits, Spring 2001 Andrew R. Neureuther Topics: M: Charge density, electric field, and potential; W: Capacitance of pn
More information