Designing Information Devices and Systems I Spring 2018 Homework 10

Size: px
Start display at page:

Download "Designing Information Devices and Systems I Spring 2018 Homework 10"

Transcription

1 EECS 16A Designing Information Devices and Systems I Spring 2018 Homework 10 This homework is due April 9, 2018, at 23:59. Self-grades are due April 12, 2018, at 23:59. Submission Format Your homework submission should consist of two files. hw10.pdf: A single PDF file that contains all of your answers (any handwritten answers should be scanned) Submit each file to its respective assignment on Gradescope. 1. Noise Cancelling Headphones Part 2 Almost everyone has tried noise cancelling headphones at some point. The basic goal of noise cancelling headphones is for the user to hear only the desired audio signal and not any other sounds from external sources. In order to achieve this goal, noise cancelling headphones include at least one microphone that listens to what you might have otherwise heard from external sources and then feeds a signal in to your speakers that cancels (subtracts out) that externally-generated sound. There are a lot of different solutions for this problem. This solution is aggressive and minimal, so be patient with your understanding. If your solution solves the same problem, you will receive credit. (a) In discussion, we had just one speaker and one microphone, but almost all headphones today have two speakers (one for each ear). Adding an extra speaker that can be driven by a separate audio stream typically makes things sound more real to us. For similar reasons, having multiple microphones to pick up ambient sounds from multiple different locations can help us do a better job of cancellation, if we can use that information in the right way. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 1

2 Let s now assume that our system has 3 microphones and 2 speakers, and that the source of our audio is stereo i.e., we have two different audio streams s left and s right (produced by two different DACs) that represent the ideal sounds we would like the user to hear in their left and right ear. We have three microphone audio signals s mic1, s mic2, and s mic3, and let s assume that without any active noise cancellation, some fraction of the signal picked up by each microphone would be heard by the user in each of their ears. For example, a 1left would represent the fraction of the signal picked up by microphone 1 that will be heard in the user s left ear, a 2right would represent the fraction of the signal picked up by microphone 2 that will be in the user s right ear, etc. Let the vector s noise represent the noise heard in each ear and s mic represent the sound in each mic. Find a matrix A such that s noise = A s mic. [ snoise_left s noise_right ] [ ] a1left a = 2left a mic1 3left s s a 1right a 2right a mic2 3right s mic3 (b) Assume no noise canceling, find an equation for s ear, the sound heard in each ear in terms of the two audio streams and s noise. We can represent this as the matrix multiplication and addition below. [ ] [ ] sear_left a1left a = 2left a mic1 [ ] 3left s s s ear_right a 1right a 2right a mic2 sleft 3right s s right mic3 (c) In order to cancel the noise, we want to create a signal that is the inverse of s noise. Let s cancel be the vector representing the cancel signal in each headphone. Find a matrix B in terms of the matrix A such that s cancel = B s mic. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 2

3 For the setup: We want B = A. [ sear_left s ear_right ] s mic1 s mic1 [ ] = A s mic2 B s mic2 sleft s s mic3 s right mic3 (d) Assume that the microphones can be modeled as voltage sources, whose value v micn is proportional to s micn, design and sketch a circuit that would implement the cancellation matrix B. You should assume that this circuit has three voltage inputs v mic1, v mic2, and v mic3 and two voltage outputs v cancel_left and v cancel_right (corresponding to the voltages that will be subtracted from the desired audio streams in order to cancel the externally-produced sounds). In order to simplify the problem, you can assume that all of the v mic voltages are already centered at 0V (relative to the DAC ground). Furthermore, assume all entries of the A matrix are positive. You may use op-amps and resistors to implement your circuit. You do not have to pick specific resistor values, but write expressions for each resistor value. Since we want to add v cancel_left and v cancel_right with the audio stream output to cancel noise, so we want these values to be v cancel_left = (a 1left v mic1 a 2left v mic2 a 3left v mic3 ) v cancel_right = (a 1right v mic1 a 2right v mic2 a 3right v mic3 ) Following the design process, we can draw a block diagram for the circuit. We can see here that the two channels are actually independent from each other. The only point where they meet is at the microphone voltage. Thus, we can start by designing one channel. For each channel, we want to build a circuit that sums its inputs and negates them. We have many options to pick from; the easiest will be an inverting summer. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 3

4 R f v mic1 v mic2 R 3 v mic3 This topology gives us For the correct gains, we want We can pick R f arbitrarily. Then we set ( R f V out = V mic1 R f V mic2 R ) f V mic3 R 3 a 1 = R f,a 2 = R f,a 3 = R f R 3 = R f a 1, = R f a 2,R 3 = R f a 3 Now that we have all the building blocks we need, we can construct the two-channel noise cancelling circuit. v micn is connected to the output of the microphone buffers. We can choose an arbitrary value for R, for example, 1kΩ. v mic1 v mic2 v mic3 R a 1left R a 2left R a 3left R v cancel_left R a 1right R R a 2right R a 3right v cancel_right EECS 16A, Spring 2018, Homework 10, Last Updated: :07 4

5 We just pick R to be some value, we then calculate the appropriate resistances in the rest of the circuit, and we are good to go! (e) PRACTICE: Building upon your solutions to all previous parts, and otherwise making the same assumptions about the relative voltage ranges of v mic1, v mic2, and v mic3 and available supply voltages, sketch the complete circuit you would use to create the stereo audio on the two speakers while cancelling the noise picked up by the three microphones. We already have a circuit that does subtraction and a circuit that computes the noise cancelling signal. We just have to combine the two circuits such that it implements the matrix B. Recall our circuit from last discussion for voltage shifting and changing the range of a DAC: 50Ω Vin 1.5V v DAC 1.5V 3kΩ v DAC 1.5V 1kΩ Now we want v left = v DAC, left v cancel_left v right = v DAC, right v cancel_right EECS 16A, Spring 2018, Homework 10, Last Updated: :07 5

6 Note that v cancel already inverted the microphone signal so we are adding it to v DAC. To sum, we can use a noninverting summer. Again, we consider the channels independently. v DAC 1kΩ 1kΩ 1kΩ 8Ω speaker v cancel 1kΩ Below is alternative circuit that does the same with one op-amp. The approach here is to start with by attenuating the mic voltages and summing them with a voltage divider and solving for the correct resistances. Then we feed the the microphone voltage into the negative terminal and the DAC signal into the positive terminal of an op amp to subtract the signals. 1kΩ v micn v micn (to circuit) v DAC 50Ω vin 150Ω R L v mic1 v mic2 v mic3 1.5V α β-* γ EECS 16A, Spring 2018, Homework 10, Last Updated: :07 6

7 Recall that the v in range is 0.375V to 0.375V, and it has to be amplified 4 times. We can write the KCL equation in the inverting input of the op-amp. v mic1 v in α = v in v mic2 v in v mic3 v in v in β γ ( 1 α 1 β 1 γ 1 1 = v in ( R1 α β γ 1 0 v in = 0 ) v mic1 α v mic2 β v mic3 γ ) α v mic1 β v mic2 γ v mic3 Just as before, we can compare this formula to the output we want. In this case, we want = 4v in a 1 v mic1 a 2 v mic2 a 3 v mic3. Thus, α β γ 1 = 4 α = a 1 β = a 2 γ = a 3 From the first equation, α = a 1 β = a 2 γ = a 3 a 1 a 2 a 3 1 = 4 = 3 a 1 a 2 a 3 Thus, if we pick a value for, we can use the formulas above to calculate α, β, γ and. Now that we have a working circuit for one speaker, we can duplicate this circuit to have two speakers. Notice that in the circuit below we can use the same value for in the two channels, but we have to keep as a variable (hence it is replaced with R 3 in the right channel). This is because is a free variable. If we choose a value for arbitrarity, we can calculate what the other resistor values have to be with the equations we have derived. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 7

8 v DAC, left v mic1 v mic2 v mic3 50Ω 150Ω 1.5V α 1 β 1 γ 1 v corrected_left 8Ω speaker v DAC, right 50Ω 150Ω 1.5V α 2 v corrected_right 8Ω speaker β 2 γ 2 R 3 We have seen that if we choose values for and R 3 arbitrarily, we can find the other resistor values. α 1 = a 1left β 1 = a 2left γ 1 = a 3left = α 2 = a 1right β 2 = a 2right γ 2 = a 3right R 3 = 3 a 1left a 2left a 3left 3 a 1right a 2right a 3right 2. PetBot Design In this problem, you will design circuits to control PetBot, a simple robot designed to follow light. PetBot measures light using photoresistors. A photoresistor is a light-sensitive resistor. As it is exposed to more light, its resistance decreases. Given below is the circuit symbol for a photoresistor. Below is the basic layout of the PetBot. It has one motor on each wheel. We will model each motor as a 1 Ω resistor. When motors have positive voltage across them, they drive forward; when they have negative EECS 16A, Spring 2018, Homework 10, Last Updated: :07 8

9 voltage across them, they drive backward. At zero voltage across the motors, the PetBot stops. The speed of the motor is directly proportional to the magnitude of the motor voltage. The light sensor is mounted to the front of the robot. (a) Speed control Let us begin by first having PetBot decrease its speed as it drives toward the flashlight. Design a motor driver circuit that outputs a decreasing positive motor voltage as the PetBot drives toward the flashlight. The motor voltage should be at least 5V far away from the flashlight. When far away from the flashlight, the photoresistor value will be 10kΩ and dropping toward 100Ω as it gets closer to the flashlight. In your design, you may use any number of resistors and op-amps. You also have access to voltage sources of 10V and 10V. Based on your circuit, derive an expression for the motor voltage as a function of the circuit components that you used. R 10 V 10V The output of the above circuit is: = R p represents the photoresistor, and R 10kΩ. R p R p R 10V (b) Distance control Let us now have PetBot drive up to a flashlight (or away from the flashlight) and stop at distance of 1m away from the light. At the distance of 1m from the flashlight, the photoresistor has a value 1kΩ. Design a circuit to output a motor voltage that is positive when the PetBot is at a distance greater than 1m from the flashlight (making the PetBot move toward it), zero at 1m from the flashlight (making the EECS 16A, Spring 2018, Homework 10, Last Updated: :07 9

10 PetBot stop), and negative at a distance of less than 1m from the flashlight (making the PetBot back away from the flashlight.) In your design, you may use any number of resisitors and op-amps. You also have access to voltage sources of 10V and 10V. Based on your circuit, derive an expression for the motor voltage as a function of the values of circuit components that you used. 10V 10 V 10V 10 V Choosing = R = 1kΩ we observe that the voltage = 0 when Petbot is 1m away as required. To find more generally, observe that V = V = 0, so we need to find the current i going through. = i = ( 10 R p 10 ) From this we see that when PetBot is greater than 1m away we have R p > = 1kΩ 1 R p 1 < 0 ( 1 R p 1 ) 10 > 0 Similarly when the Petbot is less than 1m away, we have that the motor voltage will be negative. Alternatively: 10V R 10 V 10V 10 V Here observe that = v. Using superposition we find that = v = 10 R p R 10 = 10 R p R R R p R R p R R p EECS 16A, Spring 2018, Homework 10, Last Updated: :07 10

11 To satisfy the condition that = 0 when Petbot is 1m away, we have that R = 1kΩ. Similar to the previous design, we can do the analysis for when the Petbot is far away and close by. We will show how to do it when the Petbot is close by here. R p < R = 1kΩ R p R < 0 = 10 R R p R R p < 0 3. Island Karaoke Machine After a plane crash, you re stuck on a desert island and everyone is bored out of their minds. Fortunately, you have your EE16A lab kit with op-amps, wires, resistors, and your handy breadboard. You decide to build a karaoke machine. You recover one speaker from the crash remains and use your iphone as your source. You know that many songs put instruments on either the left" or the right" channel, but the vocals are usually present on both channels with equal strength. The Thevenin equivalent model of the iphone audio jack and speakers is shown below. We assume that the audio signals v left and v right have equivalent source resistance of the left/right audio channels of R left = R right = 3Ω. The speaker has an equivalent resistance of 4Ω. For this problem, we ll assume that v left = v vocals v right = v vocals v instrument, where the voltage source v vocals can have values anywhere in the range of ±120mV and v instrument can have values anywhere in the range of ±50mV. That is, the vocals are present on the left and right channel, but the instrument is present only on the right channel. What is the goal of a karaoke machine? The ultimate goal is to remove the vocals from the audio output. We re going to do this by first building a circuit that takes the left and right outputs of the smartphone audio output and then takes its difference. Let s see what happens. R left R right R speaker v left v right iphone EECS 16A, Spring 2018, Homework 10, Last Updated: :07 11

12 (a) One of your island survivors suggests the following circuit to do this. Calculate the voltage across the speaker as a function of v vocals and v instruments. What do you notice? Does the voltage across the speaker depend on v vocals? What do you think the islanders will hear vocals, instruments, or both? R left v left R speaker R right v right Let s mark the voltage across the speaker, v speaker, from bottom to top as in the figure: EECS 16A, Spring 2018, Homework 10, Last Updated: :07 12

13 R left v left v speaker R speaker R right v right We can apply the principle of superposition to solve for v speaker. First, we solve for the voltage across the speaker when only v left is on. Let s call this v speaker,left. Notice that the circuit becomes a voltage divider. Therefore, we get giving v speaker,left = v left R speaker = 4v vocals = 0.4v vocals, R speaker R left R right 10 v speaker,left = 0.4v vocals. Similarly, we solve for the voltage across the speaker when only v right is on. Let s call this v speaker,right. Again, notice that the circuit becomes a voltage divider. Therefore, we get v speaker,right = v right R speaker = 4(v vocals v instrument = 0.4(v vocals v instrument ). R speaker R left R right 10 Superposition tells us that v speaker = v speaker,left v speaker,right = 0.4v instrument = mV = 20mV. What did you notice? The vocals got canceled out! The islanders will only hear the instruments, just as they wanted. (b) Clearly, we need to boost the sound level to get the party going. We can do this by amplifying both v left and v right. Keep in mind that we could use inverting or non-inverting amplifiers. Let s assume, just for this part, that we have already implemented circuits that amplify v left and v right by some factor G. We now have two voltage sources, v Gl and v Gr that are v left multiplied by G and v right multiplied by G. Use these voltage sources to get G v instruments across R speaker. Basically, we have three components of the circuit we want to build that we already know: EECS 16A, Spring 2018, Homework 10, Last Updated: :07 13

14 The part of the circuit that amplifies v left to 100v left, which we can draw as below: v left R left G = v left The part of the circuit that amplifies v right to 100v right, which we can draw as below: v right R right G = v right The speaker If we want to take the difference of the two amplified outputs across the speaker, all we need to do is connect the output terminals of the first two components to the terminals of the speaker as shown below: v left R left G = v left R speaker v right R right G = v right You can see this solution taking inspiration from part (a). Why do we get exactly 100(v right v left ) across the speaker? Why does the voltage not divide as before? To answer this, look back at the circuit for the non-inverting amplifier. If we solve for the Thevenin output resistance of this circuit, we will find that it is zero. Furthermore, the Thevenin voltage will be 100v left (or 100v right ). This implies that, no matter what R left or R right is, we are going to only see 100v left or 100v right at the output. (c) Now, design a circuit that takes in v left and v right and outputs an amplified version of v instrument across the speaker load. You want ±2V across the speaker to get the party going. You can use up to three op-amps, and each of them can be inverting or non-inverting. Solution using only two op-amps: Simply feed the non-ideal voltage source {v left,r left } into a non-inverting amplifier with gain G and the non-ideal voltage {v right,r right } into another non inverting amplifier with gain G. (We have a different gain from the previous part, which we need to determine.) Then connect the two outputs across R speaker as shown in the previous part. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 14

15 In this circuit, we will get v speaker = G 50mV = 0.05GV, which will give us P speaker = G2 4 W. We want P speaker = 1W, implying that we need G2 4 W = 1W. This gives us G = 40. Therefore, we want to design for a non-inverting opamp with voltage gain of 40. We can use the circuit schematic from part (c), but now, we just need to design the non-inverting amplifier to have gain 40. We get the equivalent circuit below: v left R left 40v left R speaker v right R right 40v right Now, we need to find and. G = 1 Therefore, we can then choose any and such that = 39. Note that there are multiple ways of choosing them. One such choice is = 1kΩ and = 39kΩ, for instance. (d) The trouble with the previous part is the number of op-amps required. Let s say you only have one op-amp with you. What would you do? One night in your dreams, you have an inspiration. Why not combine the inverting and non-inverting amplifier into one, as shown below! v 1 v 2 R 3 v o R 4 EECS 16A, Spring 2018, Homework 10, Last Updated: :07 15

16 If we set v 2 = 0V, what is the output v o in terms of v 1? (This is the inverting path.) If we set v 2 = 0V, we would get v = 0V. Applying the Golden Rules, we will get v = v = 0V. Writing the node equation at the terminal of the op-amp, we get which gives v 1 0 = 0 v o,1, v o,1 = v 1. (e) If we set v 1 = 0V, what is the output v o in terms of v 2? (This is the non-inverting path.) If we set v 1 = 0V, we would get v = v 2R 4 R 3 R 4 = v. Writing the node equation at the terminal gives 0 v = v v o,2, which gives ( v o,2 = v 1 R ) ( )( 2 R4 = v 2 1 R ) 2. R 3 R 4 (f) Now, determine v o in terms of v 1 and v 2. (Hint: Use superposition.) Choose values for,, R 3 and R 4, such that the speaker has ±2V across it. By the principle of superposition, v o = v o,1 v o,2. If we set v 1 = v left and v 2 = v right, we d ideally want v o = 40v 1 40v 2. We can choose,, R 3 and R 4, so that this happens. How do we do this? Let s do this in steps. First, note that, looking for the expression for v o,1, we ll want = 40. Therefore, we can choose any values of and, such that this happens. One such choice is = 1kΩ and = 40kΩ. Then, plug that into the expression of v o,2, and the condition we now want is ( )( R4 1 R ) 2 = 40, R 3 R 4 which gives us R 4 = 40 R 3 R Thus, we need to choose R 3 and R 4. As before, we can choose these values in many ways. One such choice is R 4 = 40kΩ and R 3 = 1kΩ. Note: Keep in mind that, for this problem, we actually assumed that v 1 = v left and v 2 = v right, which would mean that we are ideally connecting v left and v right as inputs. However, in reality, we re actually connecting the outputs from the iphone as inputs. This means that R left and R right will also actually affect the output. With this effect, we will actually get v o = v ( 1 v 2,eq R 4 R 3,eq R 4 )( 1 R ) 2,,eq EECS 16A, Spring 2018, Homework 10, Last Updated: :07 16

17 where,eq = R left and R 3,eq = R 3 R right. Therefore, we can just fold in the effect of R left and R right into these. For instance, we want to set R 3,eq = 1kΩ. Now, we can actually make R 3 = R 3,eq 3Ω = 997Ω and =,eq 3Ω = 997Ω. Give yourself full credit even if you didn t notice this, but keep this in mind! Bonus: Can you now see why we wanted to keep and R 3 in the order of kω or larger? 4. Brain-on-a-Chip with 16A Neurons Neurelic Inc, is a hot new startup building chips that emulate some of the brain functions (for example associative memory). As an intern, fresh out of 16A you get to implement the neural network circuits on this chip. The neural network consists of neurons that consist of the following blocks shown on the figure below. Input signals v ini are voltages from other neurons, which are multiplied by a constant weight w i in each synapse and summed in the neuron. Each neuron also contains a nonlinear function (called a sigmoid) which is defined as 1, v 1 f (v) = v, 1 < v < 1 1, v 1 where v is the internal neuron voltage after the synapse summer and f (v) is the neuron voltage output. (a) Your mentor suggests that you warm-up first by analyzing the circuit below to use as neuron with a single synapse. φ 1 and φ 2 are non-overlapping clock phases that control the circuit switches. φ 1 C 2 φ 1 C 1 φ 2 v in φ 2 φ 1 EECS 16A, Spring 2018, Homework 10, Last Updated: :07 17

18 i. Draw an equivalent circuit during φ 1 and write an expression for as a function of v in, C 1 and C 2. = 0 C 2 C 1 v in ii. Draw an equivalent circuit during φ 2 and write an expression for as a function of v in, C 1 and C 2. v in C 1 = C 2 = C 1 C 2 v in C 2 C 1 v in (b) Write an equation for during φ 2 as a function of v in for C 1 = C 2 and op-amp supply voltages of ±1V. Briefly explain how this circuit implements the sigmoid function. From part (a)(ii) we know = C 1 C 2 v in.setting C 1 = C 2, we find = v in. Because of the rails of the op amp, once the v in exceeds 1V, the output will be 1V. Similarly when v in is less than 1V, the output will be 1V. At intermediate values we have = v in from the analysis above. From this, we see the circuit implements the sigmoid function: 1, v in 1 = v in, 1 < v in < 1 1, v in 1 EECS 16A, Spring 2018, Homework 10, Last Updated: :07 18

19 (c) Then, your mentor shows you the following neuron circuit, which can realize both positive and negative synapse weight and create = w 1 v in in φ 2. φ 2 C 3 φ 1 φ 1 C 2 φ 1 C 1 φ 2 v in φ 2 φ 1 i. Draw an equivalent circuit during φ 1 and write an expression for as a function of v in, C 1, C 2, and C 3. In phase 1, = 0. C 3 C 2 C 1 v in ii. (5 points) Draw an equivalent circuit during φ 2 and write an expression for as a function of v in, C 1, C 2, and C 3. In phase 2, = C 1C 3 C 2 v in. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 19

20 C 3 C 2 C 1 v in (d) Now it is your turn to implement a neuron that realizes the following function = w 1 v in1 w 2 v in2. Draw the circuit, such that w 1 = 1/2 and w 2 = 1/4. Label all circuit elements appropriately. You should use a single op-amp and as many capacitors and switches as you need. All capacitors must be of size C unit. Assume that the op-amp power supplies are ±1V (no need to draw them in the circuit). The circuit should operate in 2 phases, with = w 1 v in1 w 2 v in2 in the second phase (φ 2 ), and reset in φ 1. φ 1 φ 2 v in2 φ 1 φ 1 φ 2 v in1 φ 2 φ 1 5. Homework Process and Study Group Who else did you work with on this homework? List names and student ID s. (In case of homework party, you can also just describe the group.) How did you work on this homework? I worked on this homework with... EECS 16A, Spring 2018, Homework 10, Last Updated: :07 20

21 I first worked by myself for 2 hours, but got stuck on problem 5, so I went to office hours on... Then I went to homework party for a few hours, where I finished the homework. EECS 16A, Spring 2018, Homework 10, Last Updated: :07 21

Designing Information Devices and Systems I Spring 2018 Homework 7

Designing Information Devices and Systems I Spring 2018 Homework 7 EECS 6A Designing Information Devices and Systems I Spring 08 Homework 7 This homework is due March, 08, at 3:59. Self-grades are due March 5, 08, at 3:59. Submission Format Your homework submission should

More information

Designing Information Devices and Systems I Spring 2019 Homework 7

Designing Information Devices and Systems I Spring 2019 Homework 7 Last Updated: 2019-03-16 22:56 1 EECS 16A Designing Information Devices and Systems I Spring 2019 Homework 7 This homework is due March 15, 2019 at 23:59. Self-grades are due March 19, 2019, at 23:59.

More information

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,

More information

Designing Information Devices and Systems I Spring 2018 Homework 11

Designing Information Devices and Systems I Spring 2018 Homework 11 EECS 6A Designing Information Devices and Systems I Spring 28 Homework This homework is due April 8, 28, at 23:59. Self-grades are due April 2, 28, at 23:59. Submission Format Your homework submission

More information

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5 EECS 16A Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5 This homework is due on Sunday, July 23, 2017, at 23:59. Self-grades are due on Monday, July

More information

Designing Information Devices and Systems I Fall 2018 Homework 7

Designing Information Devices and Systems I Fall 2018 Homework 7 Last Updated: 2018-10-05 20:54 1 EECS 16A Designing Information Devices and Systems I Fall 2018 omework 7 This homework is due October 12, 2018, at 23:59. Self-grades are due October 16, 2018, at 23:59.

More information

Designing Information Devices and Systems I Spring 2019 Homework 11

Designing Information Devices and Systems I Spring 2019 Homework 11 Last Updated: 2019-04-12 23:38 1 EECS 16A Designing Information Devices and Systems I Spring 2019 Homework 11 This homework is due April 19, 2019, at 23:59. Self-grades are due April 23, 2019, at 23:59.

More information

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 2. Exam location: 145 Dwinelle, last SID# 2 EECS 16A Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 2 Exam location: 145 Dwinelle, last SID# 2 PRINT your student ID: PRINT AND SIGN your name:, (last) (first)

More information

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam EECS 16A Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam Exam location: 1 Pimental, Last Name: A-Ketsamanian PRINT your student ID: PRINT AND SIGN your

More information

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: RSF Fieldhouse, Back Left, last SID 6, 8, 9

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: RSF Fieldhouse, Back Left, last SID 6, 8, 9 EECS 16A Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam Exam location: RSF Fieldhouse, Back Left, last SID 6, 8, 9 PRINT your student ID: PRINT AND SIGN your

More information

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 6

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 6 EECS 16A Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 6 This homework is due March 6, 2017, at 23:59. Self-grades are due March 9, 2017, at 23:59.

More information

Designing Information Devices and Systems I Spring 2018 Homework 13

Designing Information Devices and Systems I Spring 2018 Homework 13 EECS 16A Designing Information Devices and Systems I Spring 2018 Homework 13 This homework is due April 30, 2018, at 23:59. Self-grades are due May 3, 2018, at 23:59. Submission Format Your homework submission

More information

Designing Information Devices and Systems I Spring 2019 Midterm 2

Designing Information Devices and Systems I Spring 2019 Midterm 2 1 EECS 16A Designing Information Devices and Systems I Spring 2019 Midterm 2 1. How is your semester so far? (1 point) 2. Do you have any summer plans? (1 point) Do not turn this page until the proctor

More information

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational

More information

Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ

Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ EECS 16A Designing Information Devices and Systems I Fall 2017 Midterm 2 Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ PINT your student ID: PINT AND SIGN your name:, (last name) (first name) (signature)

More information

Designing Information Devices and Systems I Spring 2019 Midterm 2. Exam Location: Cory 521 (DSP)

Designing Information Devices and Systems I Spring 2019 Midterm 2. Exam Location: Cory 521 (DSP) 1 EECS 16A Designing Information Devices and Systems I Spring 2019 Midterm 2 Exam Location: Cory 521 (DSP) PRINT AND SIGN your name:, (last name) (first name) (signature) PRINT time of your Monday section

More information

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 8. This homework is due October 26, 2015, at Noon.

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 8. This homework is due October 26, 2015, at Noon. EECS 16A Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 8 This homework is due October 26, 2015, at Noon. 1. Nodal Analysis Or Superposition? (a) Solve for the

More information

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 10. This homework is due November 9, 2015, at Noon.

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 10. This homework is due November 9, 2015, at Noon. EECS 16A Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 10 This homework is due November 9, 2015, at Noon. 1. Homework process and study group Who else did you

More information

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 2

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 2 EECS 16A Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 2 This homework is due February 6, 2017, at 23:59. Self-grades are due February 9, 2017, at

More information

Designing Information Devices and Systems I Fall 2018 Homework 5

Designing Information Devices and Systems I Fall 2018 Homework 5 Last Updated: 08-09-9 0:6 EECS 6A Designing Information Devices and Systems I Fall 08 Homework 5 This homework is due September 8, 08, at 3:59. Self-grades are due October, 08, at 3:59. Submission Format

More information

Designing Information Devices and Systems I Spring 2019 Homework 5

Designing Information Devices and Systems I Spring 2019 Homework 5 Last Updated: 209-03-02 0:38 EECS 6A Designing Information Devices Systems I Spring 209 Homework 5 This homework is due March, 209, at 23:59. Self-grades are due March 5, 209, at 23:59. Submission Format

More information

Physics 364, Fall 2012, reading due your answers to by 11pm on Thursday

Physics 364, Fall 2012, reading due your answers to by 11pm on Thursday Physics 364, Fall 2012, reading due 2012-09-20. Email your answers to ashmansk@hep.upenn.edu by 11pm on Thursday Course materials and schedule are at http://positron.hep.upenn.edu/p364 Assignment: This

More information

Designing Information Devices and Systems I Babak Ayazifar, Vladimir Stojanovic. This homework is due October 25, 2016, at 1PM.

Designing Information Devices and Systems I Babak Ayazifar, Vladimir Stojanovic. This homework is due October 25, 2016, at 1PM. EECS 16A Fall 2016 Designing Information Devices and Systems I Babak Ayazifar, Vladimir Stojanovic Homework 8 This homework is due October 25, 2016, at 1PM. 1. Homework process and study group Who else

More information

Designing Information Devices and Systems I Fall 2018 Homework 3

Designing Information Devices and Systems I Fall 2018 Homework 3 Last Updated: 28-9-5 :8 EECS 6A Designing Information Devices and Systems I Fall 28 Homework 3 This homework is due September 4, 28, at 23:59. Self-grades are due September 8, 28, at 23:59. Submission

More information

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: You re Done!!

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: You re Done!! EECS 6A Designing Information Devices and Systems I Fall 205 Anant Sahai, Ali Niknejad Final Exam Exam location: You re Done!! PRINT your student ID: PRINT AND SIGN your name:, (last) (first) (signature)

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Design Engineering MEng EXAMINATIONS 2016

Design Engineering MEng EXAMINATIONS 2016 IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

More information

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform

More information

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Midterm Exam (closed book/notes) Tuesday, February 23, 2010 University of California, Berkeley Spring 2010 EE 42/100 Prof. A. Niknejad Midterm Exam (closed book/notes) Tuesday, February 23, 2010 Guidelines: Closed book. You may use a calculator. Do not unstaple

More information

Midterm II Sample Problems

Midterm II Sample Problems EECS 16A Spring 2015 Designing Information Devices and Systems I Midterm II Sample Problems 1. Bio-Molecule Detector One application for electronics that has gained a lot of attention over the past several

More information

Homework 2. Due Friday (5pm), Feb. 8, 2013

Homework 2. Due Friday (5pm), Feb. 8, 2013 University of California, Berkeley Spring 2013 EE 42/100 Prof. K. Pister Homework 2 Due Friday (5pm), Feb. 8, 2013 Please turn the homework in to the drop box located next to 125 Cory Hall (labeled EE

More information

Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0. This homework is due August 29th, 2016, at Noon.

Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0. This homework is due August 29th, 2016, at Noon. EECS 16B Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0 This homework is due August 29th, 2016, at Noon. 1. Homework process and study group (a) Who else

More information

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1 E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html

More information

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 2. This homework is due September 14, 2015, at Noon.

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 2. This homework is due September 14, 2015, at Noon. EECS 16A Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 2 This homework is due September 14, 2015, at Noon. Submission Format Your homework submission should consist

More information

ECE2210 Final given: Spring 08

ECE2210 Final given: Spring 08 ECE Final given: Spring 0. Note: feel free to show answers & work right on the schematic 1. (1 pts) The ammeter, A, reads 30 ma. a) The power dissipated by R is 0.7 W, what is the value of R. Assume that

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EECS 40 Spring 2000 Introduction to Microelectronic Devices Prof. King MIDTERM EXAMINATION

More information

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio EECS 16A Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2 Exam Location: 100 Genetics & Plant Bio PINT your student ID: PINT AND SIGN your name:, (last

More information

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam. Exam location: 145 Dwinelle, last SID# 2

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam. Exam location: 145 Dwinelle, last SID# 2 EECS 6A Designing Information Devices and Systems I Fall 06 Babak Ayazifar, Vladimir Stojanovic Final Exam Exam location: 45 Dwinelle, last SID# PRINT your student ID: PRINT AND SIGN your name:, (last)

More information

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name:

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name: EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed Scientific calculators are allowed Complete

More information

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20 EECS 16A Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20 Design Example Continued Continuing our analysis for countdown timer circuit. We know for a capacitor C: I = C dv

More information

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013 University of California, Berkeley Spring 2013 EE 42/100 Prof. K. Pister Homework 3 Solution Due Friday (5pm), Feb. 14, 2013 Please turn the homework in to the drop box located next to 125 Cory Hall (labeled

More information

P1: Basics - Things you now know that you didn t know you knew (25 pts)

P1: Basics - Things you now know that you didn t know you knew (25 pts) P1: Basics - Things you now know that you didn t know you knew (25 pts) a) Birds routinely land and relax on power lines which carry tens of thousands of volts of electricity. Explain why these birds do

More information

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 1

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 1 EECS 6A Designing Information Devices and Systems I Summer 207 D. Aranki, F. Maksimovic, V. Swamy Homework This homework is due on Sunday, June 25, 207, at 2:59. Self-grades are due on Monday, June 26,

More information

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 2. Exam location: 145 Dwinelle, last SID# 2 EECS 16A Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 2 Exam location: 145 Dwinelle, last SID# 2 PRINT your student ID: PRINT AND SIGN your name:,

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also

More information

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed You may use the equation sheet provided but

More information

Problem Set 4 Solutions

Problem Set 4 Solutions University of California, Berkeley Spring 212 EE 42/1 Prof. A. Niknejad Problem Set 4 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different

More information

Designing Information Devices and Systems I Anant Sahai, Ali Niknejad. This homework is due October 13, 2015, at Noon.

Designing Information Devices and Systems I Anant Sahai, Ali Niknejad. This homework is due October 13, 2015, at Noon. EECS 16A Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 6 This homework is due October 13, 2015, at Noon. 1. Circuits with resistors (a) Find the voltages across

More information

Designing Information Devices and Systems I Fall 2017 Homework 3

Designing Information Devices and Systems I Fall 2017 Homework 3 EECS 6A Designing Information Devices and Systems I Fall 07 Homework 3 This homework is due September 8, 07, at 3:9. Self-grades are due September, 07, at 3:9. Submission Format Your homework submission

More information

20.2 Design Example: Countdown Timer

20.2 Design Example: Countdown Timer EECS 16A Designing Information Devices and Systems I Fall 018 Lecture Notes Note 0 0.1 Design Procedure Now that we ve analyzed many circuits, we are ready to focus on designing interesting circuits to

More information

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 17

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 17 EECS 16A Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 17 17.1 Capacitive Touchscreen Viewing the physical structure corresponding to one pixel on the capacitive screen, we

More information

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points): ENGR43 Test 2 Spring 29 ENGR43 Spring 29 Test 2 Name: SOLUTION Section: 1(MR 8:) 2(TF 2:) 3(MR 6:) (circle one) Question I (2 points): Question II (2 points): Question III (17 points): Question IV (2 points):

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

Castle Rocktronics 005 R-2R. Two simple 4-bit analog to digital converters

Castle Rocktronics 005 R-2R. Two simple 4-bit analog to digital converters Castle Rocktronics 005 R-2R Two simple 4-bit analog to digital converters Comments, suggestions, questions and corrections are welcomed & encouraged: contact@castlerocktronics.com 1 castlerocktronics.com

More information

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A ECS 40, Fall 2008 Prof. ChangHasnain Test #3 Version A 10:10 am 11:00 am, Wednesday December 3, 2008 Total Time Allotted: 50 minutes Total Points: 100 1. This is a closed book exam. However, you are allowed

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

or Op Amps for short

or Op Amps for short or Op Amps for short Objective of Lecture Describe how an ideal operational amplifier (op amp) behaves. Define voltage gain, current gain, transresistance gain, and transconductance gain. Explain the operation

More information

Exploring Operations Involving Complex Numbers. (3 + 4x) (2 x) = 6 + ( 3x) + +

Exploring Operations Involving Complex Numbers. (3 + 4x) (2 x) = 6 + ( 3x) + + Name Class Date 11.2 Complex Numbers Essential Question: What is a complex number, and how can you add, subtract, and multiply complex numbers? Explore Exploring Operations Involving Complex Numbers In

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Chapter 5. Department of Mechanical Engineering

Chapter 5. Department of Mechanical Engineering Source Transformation By KVL: V s =ir s + v By KCL: i s =i + v/r p is=v s /R s R s =R p V s /R s =i + v/r s i s =i + v/r p Two circuits have the same terminal voltage and current Source Transformation

More information

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Digital Logic

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Digital Logic Computer Science 324 Computer Architecture Mount Holyoke College Fall 2007 Topic Notes: Digital Logic Our goal for the next few weeks is to paint a a reasonably complete picture of how we can go from transistor

More information

ENGG 1203 Tutorial_05. Use of Multimeter. Lab 5 : SYSTEM. Office hours : Chow Yei Ching, CB-LG205 Thu, Fri; 15:30-17:30

ENGG 1203 Tutorial_05. Use of Multimeter. Lab 5 : SYSTEM. Office hours : Chow Yei Ching, CB-LG205 Thu, Fri; 15:30-17:30 ENGG 1203 Tutorial_05 Office hours : Chow Yei Ching, CB-LG205 Thu, Fri; 15:30-17:30 HW : -25%/day at least after 4 days, sample answer posted for study Lab 5 : Use of Multimeter The value showing is maximum

More information

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Homework 2

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Homework 2 EECS 16A Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Homework 2 This homework is due September 13th, 2016, at Noon. Optional Problems: We do not grade these

More information

Lecture 5: Using electronics to make measurements

Lecture 5: Using electronics to make measurements Lecture 5: Using electronics to make measurements As physicists, we re not really interested in electronics for its own sake We want to use it to measure something often, something too small to be directly

More information

Mechatronics II Laboratory EXPERIMENT #1: FORCE AND TORQUE SENSORS DC Motor Characteristics Dynamometer, Part I

Mechatronics II Laboratory EXPERIMENT #1: FORCE AND TORQUE SENSORS DC Motor Characteristics Dynamometer, Part I Mechatronics II Laboratory EXPEIMENT #1: FOCE AND TOQUE SENSOS DC Motor Characteristics Dynamometer, Part I Force Sensors Force and torque are not measured directly. Typically, the deformation or strain

More information

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above EE-201, Review Probs Test 1 page-1 Spring 98 EE-201 Review Exam I Multiple Choice (5 points each, no partial credit.) 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6)

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

Lab 5 - Capacitors and RC Circuits

Lab 5 - Capacitors and RC Circuits Lab 5 Capacitors and RC Circuits L51 Name Date Partners Lab 5 Capacitors and RC Circuits OBJECTIVES To define capacitance and to learn to measure it with a digital multimeter. To explore how the capacitance

More information

Fig. 1-1 Current Flow in a Resistive load

Fig. 1-1 Current Flow in a Resistive load 1 Electric Circuits: Current flow in a resistive load flows either from (-) to () which is labeled below as Electron flow or the Conventional flow from () to (-). We will use conventional flow in this

More information

CEE575 - Homework 1. Resistive Sensing: Due Monday, January 29

CEE575 - Homework 1. Resistive Sensing: Due Monday, January 29 CEE575 - Homework 1 Resistive Sensing: Due Monday, January 29 Problem 1: Planes A metallic wire embedded in a strain gage is 4 cm long with a diameter of 0.1 mm. The gage is mounted on the upper surface

More information

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Homework 1. This homework is due February 2, 2016, at Noon.

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Homework 1. This homework is due February 2, 2016, at Noon. EECS 6A Designing Information Devices and Systems I Spring 06 Elad Alon, Babak Ayazifar Homework This homework is due February, 06, at Noon.. Homework process and study group Who else did you work with

More information

Overview. Multiplexor. cs281: Introduction to Computer Systems Lab02 Basic Combinational Circuits: The Mux and the Adder

Overview. Multiplexor. cs281: Introduction to Computer Systems Lab02 Basic Combinational Circuits: The Mux and the Adder cs281: Introduction to Computer Systems Lab02 Basic Combinational Circuits: The Mux and the Adder Overview The objective of this lab is to understand two basic combinational circuits the multiplexor and

More information

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2 EE 4: Introduction to Microelectronic Circuits Spring 8: Midterm Venkat Anantharam 3/9/8 Total Time Allotted : min Total Points:. This is a closed book exam. However, you are allowed to bring two pages

More information

EECE251 Circuit Analysis I Lecture Integrated Program Set 3: Circuit Theorems

EECE251 Circuit Analysis I Lecture Integrated Program Set 3: Circuit Theorems EECE251 Circuit Analysis I Lecture Integrated Program Set 3: Circuit Theorems Shahriar Mirabbasi Department of Electrical and Computer Engineering University of British Columbia shahriar@ece.ubc.ca 1 Linearity

More information

Errors in Electrical Measurements

Errors in Electrical Measurements 1 Errors in Electrical Measurements Systematic error every times you measure e.g. loading or insertion of the measurement instrument Meter error scaling (inaccurate marking), pointer bending, friction,

More information

Time Varying Circuit Analysis

Time Varying Circuit Analysis MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000.

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000. Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 Electronic Circuits Fall 2000 Final Exam Please write your name in the space provided below, and circle

More information

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010 Paper Number(s): E1.1 IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010 EEE/ISE PART I: MEng, BEng and ACGI

More information

Lecture 5: Using electronics to make measurements

Lecture 5: Using electronics to make measurements Lecture 5: Using electronics to make measurements As physicists, we re not really interested in electronics for its own sake We want to use it to measure something often, something too small to be directly

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

The Digital Multimeter (DMM)

The Digital Multimeter (DMM) The Digital Multimeter (DMM) Since Physics 152 covers electricity and magnetism, the analysis of both DC and AC circuits is required. In the lab, you will need to measure resistance, potential (voltage),

More information

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS Notes for course EE1.1 Circuit Analysis 2004-05 TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS OBJECTIVES 1) To introduce the Source Transformation 2) To consider the concepts of Linearity and Superposition

More information

Chapter 4: Techniques of Circuit Analysis

Chapter 4: Techniques of Circuit Analysis Chapter 4: Techniques of Circuit Analysis This chapter gies us many useful tools for soling and simplifying circuits. We saw a few simple tools in the last chapter (reduction of circuits ia series and

More information

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems POLYTECHNIC UNIVERSITY Electrical Engineering Department EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems Modified for Physics 18, Brooklyn College I. Overview of Experiment In this

More information

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer Michael W. Marcellin Please follow all rules, procedures and report requirements as described at the beginning of the document entitled ECE 220 Laboratory

More information

Designing Information Devices and Systems I Fall 2018 Midterm 2. Midterm 2 Solution

Designing Information Devices and Systems I Fall 2018 Midterm 2. Midterm 2 Solution Last Updated: 2018-11-10 02:58 1 EECS 16A Designing Information Devices and Systems I Fall 2018 Midterm 2 Midterm 2 Solution PRINT your student ID: PRINT AND SIGN your name:, (last name) (first name) (signature)

More information

NAME SID EE42/100 Spring 2013 Final Exam 1

NAME SID EE42/100 Spring 2013 Final Exam 1 NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,

More information

MAE140 Linear Circuits Fall 2016 Final, December 6th Instructions

MAE140 Linear Circuits Fall 2016 Final, December 6th Instructions MAE40 Linear Circuits Fall 206 Final, December 6th Instructions. This exam is open book. You may use whatever written materials you choose, including your class notes and textbook. You may use a handheld

More information

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012 Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and Computer Sciences University of California, Berkeley Final Exam: Friday, August 0, 202 Last Name:

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Capacitors. Chapter How capacitors work Inside a capacitor

Capacitors. Chapter How capacitors work Inside a capacitor Chapter 6 Capacitors In every device we have studied so far sources, resistors, diodes and transistors the relationship between voltage and current depends only on the present, independent of the past.

More information

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16 EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16 Instructions: Write your name and section number on all pages Closed book, closed notes; Computers and cell phones are not allowed You can use

More information

UNIVERSITY F P RTLAND Sch l f Engineering

UNIVERSITY F P RTLAND Sch l f Engineering UNIVERSITY F P RTLAND Sch l f Engineering EE271-Electrical Circuits Laboratory Spring 2004 Dr. Aziz S. Inan & Dr. Joseph P. Hoffbeck Lab Experiment #4: Electrical Circuit Theorems - p. 1 of 5 - Electrical

More information

Problem Set 5 Solutions

Problem Set 5 Solutions University of California, Berkeley Spring 01 EE /0 Prof. A. Niknejad Problem Set 5 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Mechatronics II Laboratory EXPERIMENT #1 MOTOR CHARACTERISTICS FORCE/TORQUE SENSORS AND DYNAMOMETER PART 1

Mechatronics II Laboratory EXPERIMENT #1 MOTOR CHARACTERISTICS FORCE/TORQUE SENSORS AND DYNAMOMETER PART 1 Mechatronics II Laboratory EXPEIMENT #1 MOTO CHAACTEISTICS FOCE/TOQUE SENSOS AND DYNAMOMETE PAT 1 Force Sensors Force and torque are not measured directly. Typically, the deformation or strain of some

More information