Unified Compact Model for Generic Double-Gate
|
|
- Percival Stewart
- 6 years ago
- Views:
Transcription
1 WCM-MSM007 Workshop on Compact Modeling 10th International Conference on Modeling and Simulation of Microsystems Santa Clara, California, USA Unified Compact Model for Generic Double-Gate MOSFETs Xing Zhou 1, Guan Huei See 1, Guojun Zhu 1, Karthik Chandrasekaran, Zhaomin Zhu 1,3, Subhash Rustagi,3, Shihuan Lin 1, Chengqing Wei 1, and Guan Hui Lim 1 1 Nanyang Technological University, Singapore Advanced Micro Devices, USA 3 Institute of Microelectronics, Singapore (exzhou@ntu.edu.sg May, 007 X. ZHOU 1 007
2 Outline Generic Poisson solution and voltage equation for DG Motivation: Unified Regional Modeling (URM Unified s solutions in s-dg scalable with N A and T Si Correct voltage-equation s solution in undoped s-dg Summary and conclusions X. ZHOU 007
3 The Generic Double-Gate Structure K ox1 X j V s (X o K ox T Si V g1 0 L V c V r V c s1 x V g o NA ND s T ox1 T ox y V d Zero-field potential: o [ o' (X o = 0] Imref split: V cr = Fn Fp V cr = V cb (bulk; V cr = V cs (DG Symmetric/common-DG V g1 = V g =V g : two gates with one bias All 1 = : s-dg (X o = T Si / Full-depletion: V FD = V g (X d =T Si / Some 1 = : ca-dg (X o < T Si Asymmetric/independent-DG V g1 V g : ia-dg, biased independently Zero-field location may be outside body Consider two independent gates; linked through full-depletion condition: X d1 + X d = T Si Unification of MOS ia-dg ca-dg s-dg bulk X. ZHOU 3 007
4 Poisson Equation and First Integral Poisson equation (First integral d dex de = = E x dx d d Field equation Es Eo qn A = F s ε Si x d dx ρ ( + ( n p N N D A = = = + A εsi εsi εsi qn A ( Fp Vcr vth v ( th Fp + Vcr vth qn A = e e + 1 e G, V ε ε Si ( vth Fn n = ne i ( Fp p = ne i v th q p n N N N D = n = ne A i i N = p = ne ' ( 0, y s( y, Ex( 0, y Es( y = s( 0, y ' ( x, y ( y, E ( x, y E ( y = ( x, y o o x o o o o Fn Fp vth v th q cr Fn Si V = Fp F Fp D ( cr ( Imref split Non-equilibrium ' Eo =, 0 o xo y x o : Zero-field location 1 s Fs( s, o, Vcr = sgn ( s G(, Vcr d sgn ( s f ( s, o, Vcr = sgn ( ϕs vth fϕ ( ϕs, ϕo, v cr o ( s vth o v th Fp + Vcr vth s vth o vth = sgn ( s { vth( e e + ( s o + e vth( e e ( s o } ϕo { ( } 1 ϕs ϕ o ϕ ( s ϕ ϕfp + v o cr ϕs = sgn ( ϕs v th e e + ( ϕs ϕo + vthe e e ( p ( N ( n A X. ZHOU ( N D 1 ( ϕ v th
5 Gauss Law and Voltage Equation Gauss law + Field equation ε V E = =+, V V V ( ' ox1 gf 1 s1 s1 s1 gf1 gs1 FB1 ε Si tox 1 ε V E = =, V V V ( ' ox gf s s s gf gs FB ε Si tox Two boundary conditions = Two voltage equations (second integral not possible for doped body (Two unknowns with one equation unless assume one relation for s and o Undoped (pure body (most of the current literature follows this solution d = q ( n p q ( n = q ne q i dx εsi εsi εsi εsi p 0 Most ignored one carrier ( v ( V ne Fn th cr th Fp = 0 F i v All assumed majority carrier at equilibrium θ { } ( x = c+ bln cos θ( x, a ( x, a = arccos( α d( x a ' ( a, ( a B.C. s: Second integral of Poisson possible leading to exact implicit s solution. However, it cannot be extended to DG with unintentional doping. X. ZHOU 5 007
6 Our Approach: Unified Regional Model (URM Start with s-dg with doped body (two unknowns, s and o ' ε V ox gf s Es = s =+ s1 = s = s εsi t = sgn ( ϒ, ϒ= ε, = ε ox ϕ = sgn ϕ γ, γ ϒ, ϕ, E o = 0 ( Vgf Vgr VFB, Vr = Vs V f q N C C t gf s s Si A ox ox ox ox ( v f v v v V v gf s s ϕ th th th ϕ ( s ϕ ϕfp + v o s o (,, ( c r ϕ ϕ fϕ ϕs ϕo vcr = e e + ϕs ϕo + e e e ϕs ϕo ( bulk ϕ o = 0 ( Fp vcr s ( e ϕs s e ϕ ϕ ϕ 1+ ϕ + e 1 s + Extend URM approach to s solution finding the full-depletion voltage V FD Scale with N ch, T Si, T ox, K ox in all regions s readily applicable in bulk I ds ( s Bulk model for short-channel/high-order effects can be easily extended Extending to a-dg two independent s-dg coupled by one V FD (V g1,v g Without solving coupled a-dg solutions, which is impossible for doped body Recoverable to s-dg, FD/PD-SOI, undoped, bulk unification of MOS models X. ZHOU 6 007
7 Regional s Solutions and Full-Depletion Voltage Surface Potential, s (V seff FD condition: Symbols: Medici Lines: Model (Xsim s seff fd dv str acc ds ( + ( = dfd( gfd, X V X V T d1, FD g1, FD d, FD g, FD Si V FB V FD V t = + ac c ds Common Gate Voltage, V g (V fd qn X X V T, = Si A o s o = o = Si ε Si ( X T qn X A d, FD ϒ ϒ = = + + V ε Si 4, ; dep = ϑeff sub fd δ d = V + ϒ dv gf { } = V + v L W acc gbr s-dg: ( ( Fp + Vcr vth s v th o vth Vgf s = ϒ vt he e e + dp e ds th eff { } dep { d v, s tr; } = ϑ δ ( ϒ ϒ = gf, FD sub V gbf X. ZHOU 7 007
8 Surface-Potential Derivatives and Regional Components d s /dv g (V/V Symbols: Medici Lines: Model (Xsim s seff fddv acc str ds Common Gate Voltage, V g (V X. ZHOU 8 007
9 Surface-Potential Scaling Over Body Doping Surface Potential, s (V Symbols: Medici Lines: Model (Xsim s-dg (V g1 = V g = V g T ox1 = T ox = 3 nm T Si = 50 nm Common Gate Voltage,V g (V N A (cm 3 n i X. ZHOU 9 007
10 Surface-Potential Derivatives Scaling Over Body Doping Symbols: Medici Lines: Model (Xsim s-dg (V g1 = V g = V g T ox1 = T ox = 3 nm T Si = 50 nm d s /dv g (V/V N A (cm 3 n i Common Gate Voltage, V g (V X. ZHOU
11 Evaluation in Surface-Potential Potential-Based I ds ( s Model Drain Current, I ds (ma/μm Symbols: Medici Lines: Model (Xsim N A = cm 3 T Si = 50 nm T ox = 3 nm L = 1 μm Vds = 5 V Vds = 1. V log(i ds Common Gate Voltage, V g (V I ds Drain current, log(i ds (A/μm X. ZHOU
12 Linear/Saturation Transconductance Matching Transconductance, g ms (ms/μm g m0 (μs/μm Symbols: Medici Lines: Model (Xsim log(g m g m0 g ms Common Gate Voltage, V g (V N A = cm 3 T Si = 50 nm T ox = 3 nm L = 1 μm Vds = 5 V Vds = 1. V Transconductance, log(g m (S/μm X. ZHOU 1 007
13 Hole Imref at Non-equilibrium Imref split: V Fn Fp Fp NA N D NA N D = vth ln + + e ni ni V v th V = 0 (MOS C F 1 NA N D = vthsinh ni Quasi-Fermi Potential, Fp (V n i Channel Doping, log(n A N D (cm 3 F B V = 0 V = 0.3 V V = 0.6 V V = 0.9 V V = -0.3 V V = -0.6 V v NA N D N A ln v ln ni ni B th th (Highly doped Fp = V NA ND >> ni Undoped (pure body: N = N = 0 Fn A = + V This channel-voltage dependent imrefs for both carriers is missing in all existing undoped body DG! D X. ZHOU
14 Absolution Error in Missing One Carrier in Poisson Gate Capacitance, C gg (pf/cm s (nv 1.5 Dotted Line: electron only ln{cos(arccos(α} solution V gf (nv V = 0 T ox = nm electron + hole T Si = 0 nm electron only V gf = V gs V FB (mv Solid Line: electron + hole Elliptic integral solution Both N R iterative solutions, equation residue < V A constant error of 1.5 nv in s and a finite max. error in s derivative (C V ds = 0 A singularity in C gg at V gf = 0, which gives a glitch in C gg ' due to missing one carrier. X. ZHOU
15 Correct Voltage-Equation s Solution in Pure Silicon Surface Potential, s (V V = 0 V V = 0.1 V V = 1 V V = 0.1 V V = 1 V V gf = V gs V FB (V T ox = nm, T Si = 0 nm Open Symbols: Hole imref = 0 Solid Symbols: Hole imref = V/ Open Symbols: Fp = 0 No change in s for holes Holes assumed equilibrium Solid Symbols: Fp = V/ Reduced s for electrons Same s variation for holes Holes not at equilibrium The actual current transport (I ds formulation depends on type of S/D structure (n + /p + and contacts; and bipolar current may exist in belowintrinsically-doped DG MOS. X. ZHOU
16 Conclusions Approach to modeling generic DG Importance in modeling DG with doped body: tough but scalable to undoped URM: extension from bulk formulations physics embedded in the regional (but single-piece surface-potential solutions, including all SCEs/PDEs/QMEs s-dg: similar in formulation to bulk-mos; extendable to ca-dg, and ia-dg by two independent but coupled DG s Modeling undoped DG Starting equation simpler and integrable, but not really practical and nonextendable to doped body (i.e., need new models for doped device Missing one carrier and assuming majority carrier at equilibrium gave inaccurate (or even incorrect voltage-equation solutions in pure-body DG Unification of MOS models It is possible to arrive at one solution for generic doped a-dg that is extendable to all s-dg (FinFET, UTB-FD/PD-SOI, and bulk MOSFETs X. ZHOU
Unified Approach to Bulk/SOI/UTB/s-DG MOSFET Compact Modeling
WCM-MSM2006 Workshop on Compact Modeling 9th International Conference on Modeling and Simulation of Microsystems Boston, Massachusetts, USA Unified Approach to Bulk/SOI/UTB/s-DG MOSFET Compact Modeling
More informationZuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu
Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu School of EEE, Nanyang Technological University, Singapore Slide No.1/18 Outline Motivations. Theory of interface traps. Theory of unified
More informationCopyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 2, FEBRUARY Such permission of the IEEE does not
Copyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 2, FEBRUARY 2008. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15
ESE 570 MOS TRANSISTOR THEORY Part 1 TwoTerminal MOS Structure 2 GATE Si Oxide interface n n Mass Action Law VB 2 Chemical Periodic Table Donors American Chemical Society (ACS) Acceptors Metalloids 3 Ideal
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationAdvanced Compact Models for MOSFETs
Advanced Compact Models for MOSFETs Christian Enz, Carlos Galup-Montoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko Miura-Mattausch, Rafael Rios, Chih-Tang (Tom) Sah Josef Watts (editor)
More informationThe Gradual Channel Approximation for the MOSFET:
6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationUltimately Scaled CMOS: DG FinFETs?
Ultimately Scaled CMOS: DG FinFETs? Jerry G. Fossum SOI Group Department of Electrical and Computer Engineering University of Florida Gainesville, FL 32611-6130 J. G. Fossum / 1 Outline Introduction -
More informationSOI/SOTB Compact Models
MOS-AK 2017 An Overview of the HiSIM SOI/SOTB Compact Models Marek Mierzwinski*, Dondee Navarro**, and Mitiko Miura-Mattausch** *Keysight Technologies **Hiroshima University Agenda Introduction Model overview
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationChapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
More informationVirtual Device Simulation. Virtual Process Integration
: CMOS Process and Device Simulation Virtual Device Simulation Virtual Process Integration Dr Zhou Xing Office: S1-B1c-95 Phone: 6790-4532 Email: exzhou@ntu.edu.sg Web: http://www.ntu.edu.sg/home/exzhou/teaching//
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin
ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING M. Reyboz, O. Rozeau, T. Poiroux, P. Martin 005 OUTLINE I INTRODUCTION II ADG ARCHITECTURE III MODELING DIFFICULTIES I DIFFERENT WAYS OF MODELING
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationSemiconductor Integrated Process Design (MS 635)
Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee - Office: 응용공학동 #4306, Tel: #3343 - Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:00-2:15 #2425 Office hour: Tues & Thur
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationA Multi-Gate CMOS Compact Model BSIMMG
A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationnmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.
nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationComplete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type
Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type WCM in Boston 15. June, 2011 M. Miura-Mattausch, M. Miyake, H. Kikuchihara, U. Feldmann and
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationLecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 22-1 Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007 Contents: 1. Ideal MOS structure
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 17 - p-n Junction. October 11, Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
6.72J/3.43J - Integrated Microelectronic Devices - Fall 22 Lecture 17-1 Lecture 17 - p-n Junction October 11, 22 Contents: 1. Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 5: Januar 6, 17 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation! Level
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationLecture 3: Transistor as an thermonic switch
Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff
More informationContent. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching
Content MIS Capacitor Accumulation Depletion Inversion MOS CAPACITOR 1 MIS Capacitor Metal Oxide C ox p-si C s Components of a capacitance model for the MIS structure 2 MIS Capacitor- Accumulation ρ( x)
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationLecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationMOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th
MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More informationSimple Theory of the Ballistic Nanotransistor
Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationThis article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationECE-305: Spring 2016 MOSFET IV
ECE-305: Spring 2016 MOSFET IV Professor Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA lundstro@purdue.edu Lundstrom s lecture notes: Lecture 4 4/7/16 outline
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationANALYTICAL SOI MOSFET MODEL VALID FOR GRADED-CHANNEL DEVICES
ANALYICAL SOI MOSFE MODEL VALID FOR GRADED-CHANNEL DEVICES Benjamín Iñíguez 1, Marcelo Antonio Pavanello 2,3, João Antonio Martino 3 and Denis Flandre 4 3 Escola ècnica Superior d`engenyeria Universitat
More informationAnalytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET
Contemporary Engineering Sciences, Vol. 4, 2011, no. 6, 249 258 Analytical Modeling of Threshold Voltage for a Biaxial Strained-Si-MOSFET Amit Chaudhry Faculty of University Institute of Engineering and
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationLecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005
6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview
More informationQuantum-size effects in sub-10 nm fin width InGaAs finfets
Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationAS METAL OXIDE SEMICONDUCTOR field-effect
2410 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 7, JULY 2013 Quasi-Ballistic Transport Model for Graphene Field-Effect Transistor Guangxi Hu, Member, IEEE, Shuyan Hu, Ran Liu, Lingli Wang, Member,
More informationMicroelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -
6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Homework 4 Due on March 01, 2018 at 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More information6.012 MICROELECTRONIC DEVICES AND CIRCUITS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.012 MICROELECTRONIC DEVICES AND CIRCUITS Answers to Exam 2 Spring 2008 Problem 1: Graded by Prof. Fonstad
More informationCompact Modelling Techniques in Thin Film SOI MOSFETs
Compact Modelling Techniques in Thin Film SOI MOSFETs Benjamin Iñiguez Denis Flandre* Departament d Enginyeria Electrònica, Elèctrica i Automàtica ETSE; Universitat Rovira i Virgili Avinguda dels Països
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationLecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002
6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading
More information