2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description.

Size: px

Start display at page:

Download "2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description."

Marybeth Collins
6 years ago
Views:

1 Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 Unbuffered, 1k Refresh, 5V General Description The module is a 2Mx32 bit, 4 chip, 5V, 72 Pin SIMM module consisting of (4) 1Mx16 (SOJ) DRAM. The module is unbuffered and supports Fast Page Mode (FPM) access. Features JEDEC-Standard 72-pin Single Inline Memory Module (SIMM) Unbuffered 60ns access time Supports Fast Page Mode (FPM) access cycles. Based on 1Mx16 DRAM Power Supply: 5.0V ± 0.5V 16ms, 1024-cycle refresh Supports -Only-Refresh (ROR), -before- (CBR) refresh and Hidden refresh cycles Four Presence Detect (PD) lines TTL Compatible Inputs and Outputs Two External Banks Gold PCB connector Pin Assignment Pin # Symbol Pin # Symbol Pin # Symbol Pin # Symbol 1 Vss 19 NC Vss * * 59 Vcc * * * * Vcc 28 A7 46 NC PD5 29 NC 47 * A0 30 Vcc 48 NC 66 NC 13 A1 31 A PD1 14 A2 32 A PD2 15 A3 33 3* PD3 16 A4 34 2* PD4 17 A NC 18 A Vss * Active Low 1

2 Block Diagram X32 DRAM SIMM, 2 BANK with X16 DRAMs (9:16) U1 (27:34) U2 0 1 (0:7) (18:25) (0:7) U3 (18:25) U4 2 3 (9:16) (27:34) A0 - AN A0 - AN: DRAMs U1 - U4 VCC O.22UF, 2 CAPS PER IC U1 - U4 VSS U1 - U4 PD: JUMPERS: J1 - J4 2

3 Pin Descriptions Pin Name Function # Row Address Strobe # is used to strobe row addresses. # Column Address Strobe # is used to strobe column addresses # Write Enable # is used to control read/write cycles. A# Address Lines Address lines are multiplexed to specify the row and column address Data Lines Data input/output lines. Vdd Power Supply Power Supply 5.0V±0.5V Vss Ground Ground PD# Presence Detect Lines Presence detect lines are used to specify Module type. Lines are either grounded or NC in module (see Presence Detect Matrix). NC No Connection Line is not connected in module. Presence Detect Matrix Module Type PD1 PD2 PD3 PD S51T04JD NC NC NC NC 3

4 Absolute Maximum Ratings Parameter Symbol Value Units Voltage on any pin relative to Vss V in -1.0 to 7.0 V Short circuit output current I out 50 ma Power dissipation Pt 4 W Operating temperature T opr 0 to +70 C Storage temperature T st -55 to +125 C NOTE: Permanent damage may occur if absolute maximum ratings are exceeded. Device should be operated within recommended operating conditions only. DC Characteristics (T A = 0 to 70C, Vcc = 5.0V ± 0.5V) Parameter Symbol Min Typ Max Units Note Supply voltage Vss V Supply voltage Vcc V 16 Input high voltage Vih Vcc+1.0 V 16 Input low voltage Vil V 16 Output high voltage Voh V Output low voltage Vol V DC Current Consumption (T A = 0 to 70C, Vcc = 5.0V ± 0.5V) Parameter Symbol Test Condition -60 Unit Note Standby Current (TTL) I CC1 (# = # = V IH) 8 ma 17 Standby Current (CMOS) I CC2 All inputs = Vcc - 0.2V 4 ma 17 Operating Current Random Read/Write I CC3 #, #, address cycling. t RC = t RC[MIN] 260 ma 17, 18 Operating Current Fast Page Mode I CC4 # = V IL, #, Address cycling. t PC = t PC[MIN] 104 ma 17, 18 Operating Current EDO Page Mode I CC5 # = V IL, #, Address cycling. t PC = t PC[MIN] - ma 17, 18 Refresh Current: #-Only I CC6 # cycling, #=V IH; t RC = t RC[MIN] 260 ma 17 Refresh Current: # before # I CC7 #, #, address cycling t RC = t RC[MIN] 260 ma 17 4

5 Capacitance (T A = 0 to 70C, Vcc = 5.0V ± 0.5V, Vss = 0V) Parameter Symbol Typ Max Units Note Input capacitance (Address) C I1-20 pf Input capacitance (#, OE#) C I2-28 pf Input/Output capacitance (Data) C I/O - 14 pf Input capacitance (#) C I3-14 pf Input capacitance (#) C 14-7 pf AC Characteristics (T A = 0 to 70C, Vcc = 5.0V ± 0.5V, Vss = 0V) Parameter Symbol -60 Units Note Min Max Access time from column address t AA 30 ns 3, 5, 14 Column address setup to # precharge t ACH 15 ns Column address hold time (from #) t AR 50 ns Column address setup time t ASC 0 ns Row address setup time t ASR 0 ns Access time from # 17 ns 3, 4, 14 Column address hold time t CAH 10 ns # pulse width t ns # to output in Low-Z t CLZ 3 ns Data output hold after # LOW t COH 3 ns # precharge time t CP 10 ns Access time from # precharge t CPA 35 ns # to # precharge time t CRP 5 ns # hold time t CSH 50 ns WRITE command to # lead time t CWL 10 ns Data-in hold time t DH 10 ns 11 Data-in setup time t DS 0 ns 11 Output buffer turn-off delay t OFF 0 15 ns EDO Page-mode read or write cycle time t PC 25 ns Access time from # t RAC 60 ns 2, 3 # to column address delay time t RAD ns 9 Row-address hold time t RAH 10 ns # pulse width t, t P ns Random read/write cycle time t RC 104 ns # to # delay time t RCD ns 8 Read command hold time t RCH 0 ns Read command setup time t RCS 0 ns Refresh Period (1024 cycles) t REF 16 ms 15 # precharge time 40 ns # to # precharge time C 5 ns READ command hold time t RRH 0 ns # hold time t RSH 17 ns WRITE command to # lead time t RWL 15 ns Transition Time t τ 2 50 ns 7 5

6 AC Characteristics (T A = 0 to 70C, Vcc = 5.0V ± 0.5V, Vss = 0V) Parameter Symbol -60 Units Note Min Max WRITE command hold time t WCH 10 ns WRITE command hold time (# referenced) t WCR 45 ns # command setup time t WCS 0 ns 10 Output disable delay from # t WHZ 0 15 ns Write command pulse width t WP 5 ns Notes 1. AC measurements assume t T = 5ns 2. Assumes that t RCD t RCD (max.) and t RAD t RAD (max.). If t RCD or t RAD is greater that the maximum recommended value shown in this table, t RAC exceeds the value shown. 3. Measured with a load circuit equivilaent to 1 TTL load and 100pF. 4. Assumes that t RCD t RCD (max.), t RAD t RAD (max.). 5. Assumes that t RCD t RCD (max.), t RAD t RAD (max.). 6. t OFF (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels. 7. Vih (min.) and Vil (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between Vih and Vil. 8. Operation with the t RCD (max.) limit insures that t RAC (max.) can be met, t RCD (max.) is specified as a reference point only, if t RCD is greater that the specified t RCD (max.) limit, then the access time is controlled exclusively by. 9. Operation with the t RAD (max.) limit insures that t RAC (max.) can be met, t RAD (max.) is specified as a reference point only, if t RAD is greater that the specified t RAD (max.) limit, then access time is controlled exclusively by t AA. 10. Early write cycle only (t WCS t WCS (min.)) 11. These parameters are referenced to * leading edge in an early write cycle. 12. An initial pause of 100us is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing * clock such as * only refresh) 13. t C defines * pulse width in fast page mode cycles. 14. Access time is determined by the longer of t AA or or t ACP 15. t REF defined is 1,024 refresh cycle. 16. All voltages referenced to Vss 17. Typical maximum current consumption levels 18. Column address changed once per cycle 6

7 READ CYCLE t RC t t CSH t RSH t RRH t CRP t RCD t t AR t ASC t CAH t ASR t RAH t RAD t ACH t RCS t RCH t AA t RAC t CLZ t OFF VALID DATA EARLY WRITE CYCLE t RC t t CSH t RSH t CRP t RCD t t AR t ASC t CAH t ASR t RAH t RAD t ACH t WCS t CWL t RWL t WCR t WCH t WP t DS t DH VALID DATA 7

8 FAST-PAGE-MODE READ CYCLE t P t PC t CP t t RSH t CRP t RCD t CSH t t CP t t CP t ASR t RAH t RAD t AR t ASC t CAH t ASC t CAH t ASC t CAH t RCS t RCS t RRH t RCS t RCH t RCH t RCH t AA t RAC t AA t CPA t AA t CPA t OFF t OFF t OFF t CLZ t CLZ t CLZ VALID DATA VALID DATA VALID DATA FAST-PAGE-MODE READ-EARLY-WRITE CYCLE t P t RSH t CSH t PC t CRP t RCD t t CP t t CP t ASR t RAH t RAD t AR t ASC t CAH t ASC t CAH t CWL t RWL t RCS t WP t AA t WCS t WCH t RAC NOTE 1 t OFF t DS t DH t CLZ VALID DATA VALID DATA NOTE 1: DO NOT DRIVE DATA PRIOR TO TRISTATE 8

9 FAST/EDO-PAGE-MODE EARLY-WRITE CYCLE t P t PC t CP t t RSH t CRP t RCD t CSH t t CP t t CP t ASR t RAH t RAD t AR t ACH t ACH t ACH t ASC t CAH t ASC t CAH t ASC t CAH t CWL t CWL t CWL t WCS t WCH t WCS t WCH t WCS t WCH t WP t WP t WP t WCR t RWL t DS t DS t DH t DS t DH VALID DATA VALID DATA VALID DATA 9

10 /-ONLY REFRESH CYCLE t RC t t CRP C L / H t ASR t RAH Q CBR REFRESH CYCLE ( Addresses = ) t t C t CP t CSR t CHR C t CSR t CHR t WRP t WRH t WRP t WRH 10

11 OUTLINE DRAWING SIDEVIEW FRONT VIEW W T B SOJ All units are in Mils Note: Drawing is for component location only, assembly may not have all components installed. 11

HB56A1636B/SB-6B/7B/8B

HB56A1636B/SB-6B/7B/8B 16,777,216-word 36-bit High-Density Dynamic RAM Module ADE-203-591A(Z) Rev. 1.0 05/10/96 Description The HB56A1636 is a 16-Mbit 36 dynamic RAM module, consisting of 36 16-Mbit DRAMs (HM5116100BS) sealed