32K x 8 EEPROM - 5 Volt, Byte Alterable

Size: px
Start display at page:

Download "32K x 8 EEPROM - 5 Volt, Byte Alterable"

Transcription

1 32K x 8 EEPROM - 5 Volt, Byte Alterable Description The is a high performance CMOS 32K x 8 E 2 PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only nonvolatile memory. The supports a 128-byte page write operation, effectively providing a 24ms/byte write cycle and enabling the entire memory to be typically rewritten in less than 0.8 seconds. The also features DATA Polling and Toggle Bit Polling, two methods of providing early end of write detection. The also supports the JEDEC standard Software Data Protection feature for protecting against inadvertent writes during power-up and power-down. Endurance for the is specified as a minimum 100,000 write cycles per byte and an inherent data retention of 100 years. A 14 A 12 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 I / O 0 I / O 1 I / O 2 V S S Ce r DIP o r F l a t Pa c k M Y X 28 C 32K V C C A 13 A 8 A 9 A 11 O E # A 10 I / O 7 I / O 6 I / O 5 I / 0 4 I / O 3 A 6 A 5 A 4 A 3 A 2 A 1 A 0 N C I / O 0 Ce r SOJ o r Ce r LCC A 7 A 12 A 14 N C V C C A M Y X 28 C 32K I / O 1 I / O 2 V S S N C I / O 3 I / O 4 I / O 5 A 8 A 9 A 11 N C O E # A 10 I / O 7 I / O 6 Figure 1 - Pin Configuration Ce r PG I/O 1 I/O 2 I/O 3 I/O 5 I/O I/O 0 A 0 V SS I/O 4 I/O A 1 A 2 CE A A 3 A 4 OE A A 5 A 12 V CC A 9 A A 6 A 7 A 14 WE A A Features Access Time (ns): 70, 90, 120, 150 Simple Byte and Page Write Single 5V Supply No External High Voltages or VPP Control Circuits Self-Timed No Erase Before Write No Complex Programming Algorithms No Overerase Problem Low Power CMOS: Active: 60mA Standby: 500mA Software Data Protection Protects Data Against System Level Inadvertent Writes High Speed Page Write Capability Highly Reliable Direct Write Cell Endurance: 100,000 Write Cycles Data Retention: 100 Years Early End of Write Detection DATA Polling Toggle Bit Polling Timing Packages Operating Temp. Options 70 ns access 90 ns access 120 ns access 150 ns access Ceramic fl at pack CerDIP, 600 mil CerLCC CerPGA CerSOJ Military (-55 C to +125 C) Industrial (-40 C to +85 C) Markings F CW ECA P ECJ XT IT Revision /13 1

2 Pin Descriptions Addresses (A0 A14) The Address inputs select an 8-bit memory location during a read or write operation. Chip Enable (CE#) Table 1 - Pin Names Parameter A 0 -A 14 I/O 0 -I/0 7 WE# Symbol Address Inputs Data Input/Output Write Enable The Chip Enable input must be LOW to enable all read/write operations. When CE# is HIGH, power consumption is reduced. Output Enable (OE#) CE# Chip Enable OE# Output Enable V CC +5V The Output Enable input controls the data output buffers and is used to initiate read operations. Data In/Data Out (I/O 0 I/O 7 ) Data is written to or read from the through the I/O pins. V SS NC Figure 2 - Functional Diagram Ground No Connect Write Enable (WE#) The Write Enable input controls the writing of data to the. A 0 A 14 A D D R E S S I N P U T S X B U F F E R S L A T C H E S A N D D E C O D E R 25 6 K - B I T E E P R O M A R R A Y Y B U F F E R S L A T C H E S A N D D E C O D E R I / O B U F F E R S A N D L A T C H E S O E # C O N T R O L L O G I C A N D T I M I N G I / O0 I / O7 D A T A I N P U T S / O U T P U T S V C C V S S Revision /13 2

3 Device Operation Read Read operations are initiated by both OE# and CE# LOW. The read operation is terminated by either CE# or OE# returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either OE# or CE# is HIGH. Write Write operations are initiated when both CE# and WE# are LOW and OE# is HIGH. The supports both a CE# and WE# controlled write cycle. That is, the address is latched by the falling edge of either CE# or WE#, whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE# or WE#, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3ms. Page Write Operation The page write feature of the allows the entire memory to be written in typically 0.8 seconds. Page write allows up to one hundred twenty-eight bytes of data to be consecutively written to the prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A7 through A14) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to one hundred twentyseven bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the WE# HIGH to LOW transition, must begin within 100ms of the falling edge of the preceding WE#. If a subsequent WE# HIGH to LOW transition is not detected within 100ms, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100ms. Write Operation Status Bits The provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 3. Figure 3 - Status Bit Assignment I / O DATA Polling (I/O 7 ) D P T B R E S E R V E D T O G G L E B I T D A T A P O L L I N G The features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O 7 (i.e. write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O 7 will reflect true data. Toggle Bit (I/O 6 ) The also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O 6 will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read and write operations. Revision /13 3

4 DATA Polling I/O 7 Figure 4 - Data Polling Bus Sequence L A S T W R I T E O E # V I H H I G H Z V I / O O H 7 V O L M Y X X 28 H C 25 6 R E A D Y A 0 A 14 A n A n A n A n A n A n A n Figure 5 - Data Polling Software Flow W R I T E A DTA DATA Polling can effectively halve the time for writing to the. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates one method of implementing the routine. W R I T E S C O M P L E T E? N O Y E S S A V E L A S A T TA D A N D A D D R E S S R E A D L A S T A D D R E S S I O 7 C O M P A R E? Y E S N O M Y X X 28 H C 25 6 R E A D Y Revision /13 4

5 The Toggle Bit I/O 6 Figure 6 - Toggle Bit Bus Sequence L A S T W R I T E O E # I / O 6 * V O H H I G H Z * V O L M Y X X 28 H C 25 6 R E A D Y * I / 6 O b e g i n n i n g a n d e n d i n g 6 s t a t e o f I / O Figure 7 - Toggle Bit Software Flow L A S T W R I T E Y E S L O A D A C C U M F R O M A D D R n The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple memories that is frequently updated. The timing diagram in Figure 6 illustrates the sequence of events on the bus. The software flow diagram in Figure 7 illustrates a method for polling the Toggle Bit. C O M P A R E A C C U M W I T H A D D R n C O M P A R E O K? N O Y E S M Y X X 28 H C 25 6 R E A D Y Revision /13 5

6 Hardware Data Protection The provides two hardware features that protect nonvolatile data from inadvertent writes. Default V CC Sense - All write functions are inhibited when V CC is 3.5V Typically. Write Inhibit - Holding either OE# LOW, WE# HIGH, or CE# HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity. Software Data Protection The offers a software controlled data protection feature. The is shipped from Micross with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once V CC was stable. The can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued. Once the software protection is enabled, the is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device. Software Algorithm Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 9 and 10 for the sequence. The three-byte sequence opens the page write window enabling the host to write from one to one hundred twentyeight bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state. Revision /13 6

7 Software Data Protection Figure 8 - Timing Sequence - Byte or Page Write V C C 0 V ( V C C ) D A TA A D D R E S S A A 5 5 2A A A A 0 W R I T E S O K t W C W R I T E P R O T E C T E D t B L C M A X B Y T E O R P A G E Figure 9 - Write Sequence for Software Data Protection W R I T E D A T A A A T O A D D R E S S W R I T E D A T A 5 5 T O A D D R E S S 2A A A W R I T E D A T A A 0 T O A D D R E S S W R I T E D A T A X X T O A N Y A D D R E S S O P T I O N A L B Y T E O R W R I T E L A S T B Y T E TO L A S T A D D R E S S B Y T E / P A G E L O A D E N A B L E D P A G E W R I T E A L L O W E D Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the will be write protected during power-down and after any subsequent power-up. Note: Once initiated, the sequence of write operations should not be interrupted. A F T E R W Ct R E - E N T E R S D A T A P R O T E C T E D S T A T E Revision /13 7

8 Resetting Software Data Protection Figure 10 - Reset Software Data Protection Timing Sequence V C C D A T A A D D R E S S A A 5 5 2A A A 8 0 A A 5 5 2A A A 20 t W C S T A N D A R D O P E R A T I N G M O D E Figure 11 - Write Sequence for Resetting Software Data Protection W R I T E D A T A A A T O A D D R E S S W R I T E D A T A 5 5 T O A D D R E S S 2A A A W R I T E D A T A 8 0 T O A D D R E S S In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an EEPROM programmer, the following six step algorithm will reset the internal protection circuit. After t WC, the will be in standard operating mode. Note: Once initiated, the sequence of write operations should not be interrupted. W R I T E D A T A A A T O A D D R E S S W R I T E D A T A 5 5 T O A D D R E S S 2A A A W R I T E D A T A 20 T O A D D R E S S A F T E R W C t, R E - E N T E R S U N P R O T E C T E D S T A T E Revision /13 8

9 System Considerations Because the is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus. To gain the most benefit it is recommended that CE# be decoded from the address bus and be used as the primary device selection input. Both OE# and WE# would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus. Because the has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling CE# will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the l/os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1µF high frequency ceramic capacitor be used between V CC and V SS at each device. Depending on the size of the array, the value of the capacitor may have to be larger. In addition, it is recommended that a 4.7µF electrolytic bulk capacitor be placed between V CC and V SS for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces. Revision /13 9

10 Table 2 - Absolute Maximum Ratings* Temperature under bias -10 C to +85 C -65 C to +135 C Storage temperature -65 C to +150 C Voltage on any pin with respect to V SS -1V to +7V DC output current 10mA Lead temperature (soldering, 10 sec.) 300 C Supply voltage 5V ±10% *Note Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 3 - Recommended Operating Conditions Temperature Min. Max. Commerical 0 C +70 C Industrial -40 C +85 C Military -55 C +125 C Table 4 - DC Operating Characteristics Over the recommended operating conditions unless otherwise specified. Symbol Parameter Limits Min. Typ. 1 Max. Units Test Conditions I CC V CC Active Current (TTL Inputs) ma CE# = OE# = V IL ; WE# = V IH All I/O s = Open; Address Inputs =.4V/2.4V f = 10MHz I SB1 V CC Standby Current (TTL Inputs) 1 2 CE# = V IH ; OE# = V IL ; All I/O s = Open; Other Inputs = V IH I SB2 V CC Standby Current (CMOS Inputs) CE# = V CC - 0.3V; OE# = GND; All I/O s = Open; Other Inputs = V CC - 0.3V I LI Input Leakage Current 10 µa V IN = V SS to V CC ; CE# = V IH I LO Output Leakage Current 10 V OUT = V SS to V CC ; CE# = V IH V IL 2 Input LOW Voltage V IH 2 Input HIGH Voltage 2 V CC +1 V V OL Output LOW Voltage 0.4 I OL = 6mA V OH Output HIGH Voltage 2.4 I OH = -4mA 1. Typical values are for T A = 25 C and nominal supply voltage. 2. V IL min. and V IH max. are for reference only and are not tested. Revision /13 10

11 Table 5 - Power-Up Timing Symbol Parameter Max. Units t PUR 1 Power-Up to Read 100 µs t PUW 1 Power-Up to Write 5 ms 1. This parameter is periodically sampled and not 100% tested. Table 6 - Capacitance T A = +25 C; f = 1MHz; V CC = 5V Symbol Test Max. Units Conditions C I/O Input/Output Capacitance 10 V I/O = OV pf C IN Input Capacitance 6 V IN = OV Table 7 - Endurance and Data Retention Parameter Min. Max. Units Endurance 100,000 Cycles Data Retention 100 Years Table 8 - AC Conditions of Test Input Pulse Levels 0V to 3V Input Rise and Fall Times 5ns Input and Output Timing Levels 1.5V Table 9 - Mode Selection CE# OE# WE# Mode I/O Power L H Read D OUT L Active H L Write D IN H X X Standby & Write Inhibit High Z Standby L X X Write Inhibit X H Revision /13 11

12 Figure 12 - Equivalent AC Load Circuit Figure 13 - Symbol Table O U T P U T 5 V KΩ KΩ 30 p F WAVEFORM INPUTS OUTPUTS Must be steady May change from LOW to HIGH May change from HIGH to LOW Don t Care: Changes Allowed N/A Will be steady Will change from LOW to HIGH Will change from HIGH to LOW Changing: State Not Known Center Line is High Impedance Revision /13 12

13 AC Characteristics Over the recommended operating conditions unless otherwise specified. Table 10 - Read Cycle Limits Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max Units t RC Read Cycle Time t CE t AA Chip Enable Access Time Address Access Time t OE Output Enable Access Time t LZ 1 t OLZ 1 CE# LOW to Output Active OE# LOW to Output Active ns t HZ 1 t OHZ 1 CE# HIGH to High Z Output OE# HIGH to High Z Output t OH Output Hold from Address Change t LZ min., t HZ, t OLZ min. and t OHZ are periodically sampled and not 100% tested, t HZ and t OHZ are measured, with CL = 5pF, from the point when CE#, OE# return HIGH (whichever occurs fi rst) to the time when the outputs are no longer driven. Figure 14 - Read Cycle t R C A D D R E S S t C E t O E O E # V I H t O L Z t O H Z t L Z t O H t H Z D A TA I / O H I G H Z D A T A V A L I D D A T A V A L I D t A A Revision /13 13

14 Table 11 - Write Cycle Limits Symbol Parameter Min. Typ. 1 Max. Units t WC 2 Write Cycle Time 3 5 ms t AS Address Setup Time 0 t AH Address Hold Time 50 t CS Write Setup Time 0 t CH Write Hold Time 0 t CW CE# Pulse Width 50 t OES OE# HIGH Setup Time 0 t OEH OE# HIGH Hold Time 0 t WP WE# Pulse Width 50 t WPH 3 WE# High Recovery (page write only) 50 t DV Data Valid 1 µs t DS Data Setup 50 t DH Data Hold 0 t DW 3 Delay to next Write after polling is true 10 t BLC Byte Load Cycle Typical values are for T A = 25 C and nominal supply voltage. 2. t WC is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation. 3. t WPH and t DW are periodically sampled and not 100% tested. Figure 15 - WE# Controlled Write Cycle ns ns µs A D D R E S S t W C t A S t A H t C S t C H O E # t O E S t W P t O E H D A TA I N D A T A V A L I D t D S t D H D A TA O U T H I G H Z Revision /13 14

15 Figure 16 - CE# Controlled Write Cycle t W C A D D R E S S t A S t A H t C W t O E S t O E H O E # t C S t C H D A T A I N D A T A V A L I D t D S t D H D A TA O U T H I G H Z Figure 17 - Page Write Cycle O E # 1 t W P t B L C t W P H 2 A D D R E S S I / O L A S T B Y T E B Y T E 0 B Y T E 1 B Y T E 2 B Y T E n B Y T E n + 1 B Y T E n + 2 * F o r e a c h s u c c e s s i v e w r i t e w i t h i n t h e p a g e w r i t e o p e r a t i o n, A 7 A 14 s h o u l d b e t h e s a m e o r w r i t e s t o a n u n k n o w n a d d r e s s c o u l d o c c u r. t W C 1. Between successive byte writes within a page write operation, OE# can be strobed LOW: e.g. this can be done with CE# and WE# HIGH to fetch data from another memory device within the system for the next write; or with WE# HIGH and CE# LOW effectively performing a polling operation. 2. The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE# or WE# controlled write cycle timing. Revision /13 15

16 Figure 18 - DATA Polling Diagram1 A D D R E S S A N A N A N t O E H t O E S O E # t D W I / O 7 D I N = X D O U T = X D O U T = X t W C Figure 19 - Toggle Bit Timing Diagram 1 t O E H t O E S O E # I / O 6 H I G H Z * * t D W t W C * I / O 6 b e g i n n i n g a n d e n d i n g s t a t e w i l l v a r y, d ew p C. e n d i n g u p o n a c t u a l t 1. Polling operations are by defi nition read cycles and are therefore subject to read cycle timings. Revision /13 16

17 Packaging Information Figure Lead Hermetic Dual In-line Package Type CW ( ) ( ) ( ) ( ) P I N 1 I N D E X P I N ( ) R E F ( ) ( ) S E A T I N G P L A N E ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) T Y P ( ) 0 15 NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) Revision /13 17

18 Packaging Information (continued) Figure Pad Ceramic Leadless Chip Carrier Package Type ECA ( ) ( ) ( ) B S C ( ) x R E4 F 5. P I N ( ) ( ) ( ) ( ) ( ) B S C ( ) ( ) T Y P. ( 4 ) P L C S ( ) ( ) ( 32) P L C S ( ) B S C ( ) x R E4 F 5. T Y P. ( 3) P L C S ( ) ( ) ( ) ( ) B S C ( ) ( ) ( ) ( ) ( ) ( ) ( ) B S C ( ) 32 1 P I N 1 I N D E X C O R D E R F H D F F h d F 14 NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. TOLERANCE: ±1 % NTL ± ( ) Revision /13 18

19 Packaging Information (continued) Figure Lead Ceramic Pin Grid Array Package Type P A A NOTE: LEADS 4, 1 2, 1 8 & T Y P A L L L E A D S C O R N E R S P I N 1 I N D E X ( ) ( ) A ( ) ( ) A ( ) ( ) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) Revision /13 19

20 Packaging Information (continued) Figure Lead Ceramic Flat Pack Type F 1 P I N 1 I N D E X ( ) ( ) ( ) B S C ( ) M A X ( ) M A X ( ) ( ) ( ) M A X ( ) ( ) ( ) ( ) T Y P P L C S ( ) M I N ( ) M I N ( ) ( ) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) Revision /13 20

21 Packaging Information (continued) Figure Lead Ceramic SOJ Type ECJ 32 1 Revision /13 21

22 Ordering Information Table 12 - Device Numbering Device Number Package Type Speed Temperature -7 = 70ns CW CerDIP -9 = 90ns -12 = 120ns IT/XT -15 = 150ns -7 = 70ns ECA- CerLCC -9 = 90ns -12 = 120ns IT/XT -15 = 150ns -7 = 70ns F- CerFP -9 = 90ns -12 = 120ns IT/XT -15 = 150ns -7 = 70ns P- CerPGA -9 = 90ns -12 = 120ns IT/XT -15 = 150ns -7 = 70ns ECJ CerSOJ -9 = 90ns -12 = 120ns IT/XT -15 = 150ns IT = Industrial Temperature Range XT = Extended Temperature Range -40 C to +85 C -55 C to +125 C Revision /13 22

23 Document Title 32K x 8 EEPROM - 5 Volt, Byte Alterable Revision History Revision # History Release Date Status 1.3 Initial Release November 2012 Preliminary 1.4 Added ceramic SOJ package drawing and option Changed status to Released Corrected part number Corrected fi gure designations February 2013 Released Revision /13 23

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

More information

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word

More information

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description. 8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as

More information

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 8/10/12/15/20/25/35/70/100 ns (Commercial) 10/12/15/20/25/35/70/100 ns(industrial) 12/15/20/25/35/45/70/100 ns (Military) Low Power

More information

PYA28C16 2K X 8 EEPROM FEATURES PIN CONFIGURATIONS DESCRIPTION FUNCTIONAL BLOCK DIAGRAM. Access Times of 150, 200, 250 and 350ns

PYA28C16 2K X 8 EEPROM FEATURES PIN CONFIGURATIONS DESCRIPTION FUNCTIONAL BLOCK DIAGRAM. Access Times of 150, 200, 250 and 350ns PYA28C16 2K X 8 EEPROM FEATURES Access Times of 150, 200, 250 and 350ns Single 5V±10% Power Supply Fast Byte Write (200µs or 1 ms) Low Power CMOS: - 60 ma Active Current - 150 µa Standby Current Endurance:

More information

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM 8192-word 8-bit High Speed CMOS Static RAM Features Low-power standby 0.1 mw (typ) 10 µw (typ) L-/LL-version Low power operation 15 mw/mhz (typ) Fast access time l00/120/ (max) Single +5 V supply Completely

More information

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM 262144-word 16-bit CMOS UV Erasable and Programmable ROM The Hitachi HN27C4096G/CC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation. Fabricated

More information

SRAM & FLASH Mixed Module

SRAM & FLASH Mixed Module 128K x 16 SRAM & 512K x 16 FLASH SRAM / FLASH MEMORY ARRAY SRAM & FLASH PIN ASSIGNMENT (Top View) 68 Lead CQFP (QT) FEATURES Operation with single 5V supply High speed: 35ns SRAM, 90ns FLASH Built in decoupling

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256

More information

DS K x 8 Static RAM FEATURES PIN ASSIGNMENT PIN DESCRIPTION

DS K x 8 Static RAM FEATURES PIN ASSIGNMENT PIN DESCRIPTION 8K x 8 Static RAM FEATURES Low power CMOS design Standby current 50 na max at t A = 25 C V CC = 3.0V 100 na max at t A = 25 C V CC = 5.5V 1 µa max at t A = 60 C V CC = 5.5V Full operation for V CC = 4.5V

More information

HN27C1024HG/HCC Series

HN27C1024HG/HCC Series 65536-word 16-bit CMOS UV Erasable and Programmable ROM Description The Hitachi HN27C1024H series is a 1-Mbit (64-kword 16-bit) ultraviolet erasable and electrically programmable ROM. Fabricated on new

More information

5 V 64K X 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address

More information

DS1225Y. 64K Nonvolatile SRAM FEATURES PIN ASSIGNMENT

DS1225Y. 64K Nonvolatile SRAM FEATURES PIN ASSIGNMENT DS1225Y 64K Nonvolatile SRAM FEATURES years minimum data retention in the absence of external power PIN ASSIGNMENT NC 1 28 VCC Data is automatically protected during power loss Directly replaces 8K x 8

More information

3.3 V 64K X 16 CMOS SRAM

3.3 V 64K X 16 CMOS SRAM September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High

More information

5.0 V 256 K 16 CMOS SRAM

5.0 V 256 K 16 CMOS SRAM February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20

More information

SRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View)

SRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View) 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 for Ceramic Extended Temperature Plastic (COTS) FEATURES Ultra High Speed Asynchronous Operation

More information

3.3 V 256 K 16 CMOS SRAM

3.3 V 256 K 16 CMOS SRAM August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed

More information

High Speed Super Low Power SRAM

High Speed Super Low Power SRAM Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, 2005 2.1 2.2 Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, 2005

More information

256K X 16 BIT LOW POWER CMOS SRAM

256K X 16 BIT LOW POWER CMOS SRAM Revision History 256K x16 bit Low Power CMOS Static RAM Revision No History Date Remark 1.0 Initial Issue January 2011 Preliminary 2.0 updated DC operating character table May 2016 Alliance Memory Inc.

More information

LH5P832. CMOS 256K (32K 8) Pseudo-Static RAM

LH5P832. CMOS 256K (32K 8) Pseudo-Static RAM LH5P832 CMOS 256K (32K 8) Pseudo-Static RAM FEATURES 32,768 8 bit organization Access time: 100/120 ns (MAX.) Cycle time: 160/190 ns (MIN.) Power consumption: Operating: 357.5/303 mw Standby: 16.5 mw TTL

More information

SRAM AS5C512K8. 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES

SRAM AS5C512K8. 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT AVAILABLE AS MILITARY SPECIFICATIONS SMD 5962-95600 SMD 5962-95613 MIL-STD-883 FEATURES Ultra High Speed Asynchronous Operation Fully Static, No

More information

LH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS

LH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS LH5P8128 FEATURES 131,072 8 bit organization Access times (MAX.): 60/80/100 ns Cycle times (MIN.): 100/130/160 ns Single +5 V power supply Power consumption: Operating: 572/385/275 mw (MAX.) Standby (CMOS

More information

STK25CA8 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module

STK25CA8 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module 128K x 8 AutoStore nvsram QuantumTrap CMOS Nonvolatile Static RAM Module FATURS Nonvolatile Storage without Battery Problems Directly Replaces 128K x 8 Static RAM, Battery- Backed RAM or PROM 35ns and

More information

April 2004 AS7C3256A

April 2004 AS7C3256A pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

16-Mbit (1M x 16) Static RAM

16-Mbit (1M x 16) Static RAM 16-Mbit (1M x 16) Static RAM Features Very high speed: 55 ns Wide voltage range: 1.65V 1.95V Ultra low active power Typical active current: 1.5 ma @ f = 1 MHz Typical active current: 15 ma @ f = f max

More information

SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION

SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION DESCRIPTION SRM2264L10/12 CMOS 64K-BIT STATIC RAM Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous The SRM2264L10/12 is an 8,192-word 8-bit asynchronous, static, random access

More information

HB56A1636B/SB-6B/7B/8B

HB56A1636B/SB-6B/7B/8B 16,777,216-word 36-bit High-Density Dynamic RAM Module ADE-203-591A(Z) Rev. 1.0 05/10/96 Description The HB56A1636 is a 16-Mbit 36 dynamic RAM module, consisting of 36 16-Mbit DRAMs (HM5116100BS) sealed

More information

2-Mbit (128K x 16)Static RAM

2-Mbit (128K x 16)Static RAM 2-Mbit (128K x 16)Static RAM Features Functional Description Pin-and function-compatible with CY7C1011CV33 High speed t AA = 10 ns Low active power I CC = 90 ma @ 10 ns (Industrial) Low CMOS standby power

More information

256K x 16 Static RAM CY7C1041BN. Features. Functional Description

256K x 16 Static RAM CY7C1041BN. Features. Functional Description 256K x 16 Static RAM Features Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive-A: 40 C to 85 C High speed t AA = 15 ns Low active power 1540 mw (max.) Low CMOS standby power

More information

DQ0 DQ1 DQ2 DQ3 NC WE# RAS# A0 A1 A2 A3 A4 A5. x = speed

DQ0 DQ1 DQ2 DQ3 NC WE# RAS# A0 A1 A2 A3 A4 A5. x = speed DRAM MT4LCME1, MT4LCMB6 For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/dramds.html FEATURES Single +3.3 ±0.3 power supply Industry-standard x pinout,

More information

2 Megabit (256K x 8) SuperFlash MTP SST27SF020, SST27VF020

2 Megabit (256K x 8) SuperFlash MTP SST27SF020, SST27VF020 查询 SSVF00 供应商 捷多邦, 专业 PCB 打样工厂, 小时加急出货 Megabit (K x ) SuperFlash MP SSSF00, SSVF00.0-Volt Read Operation for SF00.-Volt Read Operation for VF00 Superior Reliability Endurance: Minimum 00 Cycles Greater

More information

IBM B IBM P 8M x 8 12/11 EDO DRAM

IBM B IBM P 8M x 8 12/11 EDO DRAM 8M x 812/11, 3.3V, EDO. 8M x 812/11, 3.3V, LP, SR, EDO. Features 8,388,608 word by 8 bit organization Single 3.3 ±0.3V power supply Extended Data Out before Refresh - 4096 cycles/retention Time only Refresh

More information

5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4

5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4 August 2001 AS4C1M16F5 5V 1M 16 CMOS DRAM (fast-page mode) Features Organization: 1,048,576 words 16 bits High speed - 45/50/60 ns access time - 20/20/25 ns fast page cycle time - 10/12/15 ns CAS access

More information

LH NMOS 256K (256K 1) Dynamic RAM DESCRIPTION

LH NMOS 256K (256K 1) Dynamic RAM DESCRIPTION LH2256 NMOS 256K (256K ) Dynamic RAM FEATURES 262,44 bit organization Access times: 00/20/50 ns (MAX.) Cycle times: 200/230/260 ns (MIN.) Page mode operation Power supply: +5 V ± 0% Power consumption:

More information

I/O 8 I/O 15 A13 A 14 BHE WE CE OE BLE

I/O 8 I/O 15 A13 A 14 BHE WE CE OE BLE 256K x 16 Static RAM Features High speed t AA = 12 ns Low active power 1540 mw (max.) Low CMOS standby power (L version) 2.75 mw (max.) 2.0V Data Retention (400 µw at 2.0V retention) Automatic power-down

More information

1-Mbit (128K x 8) Static RAM

1-Mbit (128K x 8) Static RAM 1-Mbit (128K x 8) Static RAM Features Very high speed: 45 ns Temperature ranges Industrial: 40 C to +85 C Automotive-A: 40 C to +85 C Automotive-E: 40 C to +125 C Voltage range: 4.5V 5.5V Pin compatible

More information

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop February 1990 Revised May 1999 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced

More information

HN27C4096AHG/AHCC Series

HN27C4096AHG/AHCC Series 262,144-word 16-bit CMOS UV Erasable and Programmable ROM ADE-203-247A(Z) Rev. 1.0 Apr. 4, 1997 Description HN27C4096AHG/AHCC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring

More information

White Electronic Designs

White Electronic Designs 查询 WS1M32-25HSCA 供应商 White Electronic Designs 捷多邦, 专业 PCB 打样工厂,24 小时加急 出货 1Mx32 SRAM MODULE FEATURES Access Times of 17, 20, 25ns Packaging 4 lead, 2mm CQFP, (Package 511) 66 pin PGA Type, 1 35" sq, Hermetic

More information

DQ0 DQ1 NC NC NC NC WE# RAS# A0 A1 A2 A3 A4 A5

DQ0 DQ1 NC NC NC NC WE# RAS# A0 A1 A2 A3 A4 A5 DRAM MT4LC16M4G3, MT4LC16M4H9 For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/mti/msp/html/datasheet.html FEATURES Single +3.3 ±0.3 power supply Industry-standard x4

More information

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide 512K x 32 Static RAM Features High speed t AA = 8 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs and

More information

Vcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 WE# RAS# A0 A1 A2 A3 Vcc

Vcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 WE# RAS# A0 A1 A2 A3 Vcc TECHNOLOGY I. MEG x 6 DRAM MT4CM6C3 MT4LCM6C3 FEATURES JEDEC- and industry-standard x6 timing functions pinouts and packages High-performance low power CMOS silicon-gate process Single power supply (+3.3

More information

SRAM AS5C K x 8 SRAM SRAM MEMORY ARRAY. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION

SRAM AS5C K x 8 SRAM SRAM MEMORY ARRAY. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION 512K x 8 MMORY ARRAY AVAIAB AS MIITARY SPCIFICATION SMD 5962-95600 SMD 5962-95613 MI STD-883 FATURS High Speed: 12, 15, 17, 20, 25, 35 and 45ns High-performance, low power military grade device Single

More information

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28 INTEGRATED CIRCUITS -to-8 line decoder/demultiplexer; inverting 998 Apr 8 FEATURES Wide supply voltage range of. to. V In accordance with JEDEC standard no. 8-A Inputs accept voltages up to. V CMOS lower

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164 Wide Operating Voltage Range of 2 V to 6V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80- A Max I CC Typical t pd =20 ns 4-mA Output Drive at 5V Low Input Current of 1 A Max AND-Gated

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

2 Input NAND Gate L74VHC1G00

2 Input NAND Gate L74VHC1G00 Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining

More information

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop February 1990 Revised May 2005 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS

More information

2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description.

2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description. Fast Page Mode (FPM) DRAM SIMM 322006-S51T04JD Pin 2Mx32 Unbuffered, 1k Refresh, 5V General Description The module is a 2Mx32 bit, 4 chip, 5V, 72 Pin SIMM module consisting of (4) 1Mx16 (SOJ) DRAM. The

More information

MM74HC573 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low

More information

4-Mbit (256K x 16) Static RAM

4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM Features Temperature Ranges Industrial: 40 C to +85 C Automotive-A: 40 C to +85 C Automotive-E: 40 C to +125 C Very high speed: 45 ns Wide voltage range: 2.20V 3.60V Pin-compatible

More information

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+ 19-3806; Rev 1; 7/07 INT RST Ω μ PART MAX7323AEE+ MAX7323ATE+ * TEMP RANGE -40 C to +125 C -40 C to +125 C PIN- PACKAGE TOP MARK PKG CODE 16 QSOP E16-4 16 TQFN-EP* 3mm x 3mm ADE T1633-4 PART INPUTS INTERRUPT

More information

STK20C x 8 nvsram QuantumTrap CMOS Nonvolatile Static RAM Obsolete - Not Recommend for new Designs

STK20C x 8 nvsram QuantumTrap CMOS Nonvolatile Static RAM Obsolete - Not Recommend for new Designs 512 x 8 nvsram QuantumTrap CMOS Nonvolatile Static RAM Obsolete - Not Recommend for new Designs FATURS 25ns, 35ns and 45ns Access Times STOR to Nonvolatile lements Initiated by Hardware RCALL to SRAM Initiated

More information

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC 16-BIT CONSTANT CURRENT LED SINK DRIVER DESCRIPTION The UTC L16B45 is designed for LED displays. UTC L16B45 contains a serial buffer and data latches

More information

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.

More information

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary) September 1999 Revised November 1999 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary) General Description The is a high performance, Analog Switch 2- channel CMOS

More information

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

CAT64LC40. 4 kb SPI Serial EEPROM

CAT64LC40. 4 kb SPI Serial EEPROM 4 kb SPI Serial EEPROM Description The CAT64LC40 is a 4 kb Serial EEPROM which is configured as 256 registers by 16 bits. Each register can be written (or read) serially by using the (or ) pin. The CAT64LC40

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting 3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible

More information

NV Electronically Programmable Capacitor

NV Electronically Programmable Capacitor Small Packages MSOP Flipchip NV Electronically Programmable Capacitor FEATURES Non-volatile EEPROM storage of programmed trim codes Power On Recall of capacitance setting High-Performance Electronically

More information

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

MB81C4256A-60/-70/-80/-10 CMOS 256K x 4 BIT FAST PAGE MODE DYNAMIC RAM

MB81C4256A-60/-70/-80/-10 CMOS 256K x 4 BIT FAST PAGE MODE DYNAMIC RAM June 1991 Edition 4.0 DATA SHEET /-70/-80/-10 CMOS 256K x 4 BIT FAST PAGE MODE DYNAMIC RAM The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A

More information

IBM IBM M IBM B IBM P 4M x 4 12/10 DRAM

IBM IBM M IBM B IBM P 4M x 4 12/10 DRAM IBM01164004M x 412/10, 5.0VMMDD31DSU-011010328. IBM0116400P 4M x 412/10, 3.3V, LP, SRMMDD31DSU-011010328. IBM0116400M 4M x 412/10, 5.0V, LP, SRMMDD31DSU-011010328. IBM0116400B4M x 412/10, 3.3VMMDD31DSU-011010328.

More information

1-Mbit (64K x 16) Static RAM

1-Mbit (64K x 16) Static RAM 1-Mbit (64K x 16) Static RAM Features Very high speed 55 ns Temperature Ranges Industrial: 40 C to 85 C Automotive: 40 C to 125 C Wide voltage range 2.2V - 3.6V Pin compatible with CY62126BV Ultra-low

More information

HN58V65A Series HN58V66A Series

HN58V65A Series HN58V66A Series HN58V65A Series HN58V66A Series 64 k EEPROM (8-kword 8-bit) Ready/Busy Function, RES Function (HN58V66A) REJ03C0149-0300Z (Previous ADE-203-539B (Z) Rev. 2.0) Rev. 3.00 Dec. 04. 2003 Description Renesas

More information

Description LB I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8

Description LB I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 18k x 16 HIGH SPEED ASYN CHRON OUS CMOS STATIC RAM Ex tended Tem per a ture TTS18WV16 FEATURES -High-speed access time: 0,5,35,45ns -Low Active Power: 55mW (typical) -Low stand-by power: 1 W (typical)

More information

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders General Description The CD4514BC and CD4515BC are 4-to-16 line decoders with latched inputs implemented with complementary MOS (CMOS) circuits constructed

More information

SGM7SZ00 Small Logic Two-Input NAND Gate

SGM7SZ00 Small Logic Two-Input NAND Gate GENERAL DESCRIPTION The SGM7SZ00 is a single two-input NAND gate from SGMICRO s Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive

More information

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder General Description The MM74HC259 device utilizes advanced silicon-gate CMOS technology to implement an 8-bit addressable latch, designed for general

More information

R1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar

R1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar 4M High Speed SRAM (256-kword 16-bit) REJ03C0107-0100Z Rev. 1.00 Mar.12.2004 Description The R1RW0416D is a 4-Mbit high speed static RAM organized 256-kword 16-bit. It has realized high speed access time

More information

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output May 1998 Revised October 2004 NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output General Description The NC7SZ374 is a single positive edge-triggered D-type CMOS Flip-Flop with 3-STATE output

More information

16-Mbit (1M x 16) Pseudo Static RAM

16-Mbit (1M x 16) Pseudo Static RAM 16-Mbit (1M x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 3 ma @ f = 1 MHz Typical active current: 13

More information

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs February 2001 Revised October 2001 74LCXH162374 Low oltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs General Description The LCXH162374 contains sixteen non-inverting D-type

More information

MM74HC151 8-Channel Digital Multiplexer

MM74HC151 8-Channel Digital Multiplexer 8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation

More information

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs 74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for

More information

MM74C912 6-Digit BCD Display Controller/Driver

MM74C912 6-Digit BCD Display Controller/Driver 6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data

More information

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch MM74HC373 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4Bit Counters Description: The NTE40160B (Decade w/asynchronous Clear), NTE40161B (Binary w/asynchronous Clear),

More information

8-Mbit (512K x 16) Pseudo Static RAM

8-Mbit (512K x 16) Pseudo Static RAM 8-Mbit (512K x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 2 ma @ f = 1 MHz Typical active current:

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

onlinecomponents.com

onlinecomponents.com 54AC299 54ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins General Description The AC/ ACT299 is an 8-bit universal shift/storage register with TRI-STATE outputs. Four modes

More information

HM514400B/BL Series HM514400C/CL Series

HM514400B/BL Series HM514400C/CL Series ADE-203-269A (Z) HM514400B/BL Series HM514400C/CL Series 1,048,576-word 4-bit Dynamic Random Access Memory Rev. 1.0 Nov. 29, 1994 The Hitachi HM514400B/BL, HM514400C/CL are CMOS dynamic RAM organized 1,048,576-

More information

DRAM MT4LC4M16R6, MT4LC4M16N3. 4 MEG x 16 EDO DRAM

DRAM MT4LC4M16R6, MT4LC4M16N3. 4 MEG x 16 EDO DRAM DRAM 4 MEG x 6 MT4LC4M6R6, MT4LC4M6N3 For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/dramds.html FEATURES Single +3.3 ±.3 power supply Industry-standard

More information

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs 74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for

More information

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD Device Type Generic Number 01 MX7824T(x)/883B 02 MX7824U(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and

More information

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer September 1983 Revised February 1999 MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer General Description The MM74HC540 and MM74HC541 3-STATE buffers utilize advanced silicon-gate

More information

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V

More information

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register NTE4194B Integrated Circuit CMOS, 4Bit Bidirectional Universal Shift Register Description: The NTE4194B is a universal shift register in a 16Lead DIP type package featuring parallel inputs, parallel outputs

More information

IBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM

IBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM IBM01174054M x 411/11, 5.0V, EDOMMDD64DSU-001012331. IBM0117405P4M x 411/11, 3.3V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405M4M x 411/11, 5.0V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405B4M x 411/11,

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet 3-to-8 line decoder, demultiplexer with address latches; inverting Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky

More information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard

More information

DM74LS670 3-STATE 4-by-4 Register File

DM74LS670 3-STATE 4-by-4 Register File DM74LS670 3-STATE 4-by-4 Register File General Description August 1986 Revised March 2000 These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL

More information

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register 8-Bit Serial-in/Parallel-out Shift Register General Description Ordering Code: September 1983 Revised February 1999 The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity

More information