Semiconductor Device Modeling and Characterization EE5342, Lecture 16 -Sp 2002

Size: px
Start display at page:

Download "Semiconductor Device Modeling and Characterization EE5342, Lecture 16 -Sp 2002"

Transcription

1 Semiconductor Device Modeling and Characterization EE5342, Lecture 16 -Sp 2002 Professor Ronald L. Carter L16 07Mar02 1

2 Gummel-Poon Static npn Circuit Model C RC Intrinsic Transistor B RBB ILC IBR I CC - I EC = B ILE IBF IS(exp(v BE /NFV t ) - exp(v BC /NRV t )/Q B RE E L16 07Mar02 2

3 Gummel Poon npn Model Equations I BF = IS expf(v BE /NFV t )/BF I LE = ISE expf(v BE /NEV t ) I BR = IS expf(v BC /NRV t )/BR I LC = ISC expf(v BC /NCV t ) I CC - I EC = IS(exp(v BE /NFV t - exp(v BC /NRV t )/Q B Q B = { + + (BF IBF/IKF + BR IBR/IKR) 1/2 } (1 - v BC /VAF - v BE /VAR ) -1 L16 07Mar02 3

4 VAF Parameter Extraction (fearly) i C = I CC = (IS/Q B )exp(v BE /NFV t ), where I CE = 0, and Q -1 B = (1-v BC /VAF-v BE /VAR )* {IKF terms } -1, so since v BC = v BE - v CE, VAF = i C /[ i C / v BC ] vbe Forward Active Operation L16 07Mar i B v BE i C v CE 0.2 < v CE < < v BE <

5 Forward Early Data for VAF At a particular data point, an effective VAF value can be calculated VAF eff = i C /[ i C / v BC ] vbe v BE = 0.85 V v BE = 0.75 V The most accurate is at v BC = 0 (why?) i C (A) vs. v CE (V) L16 07Mar02 5

6 Forward Early VAf extraction VAF eff = i C /[ i C / v BC ] vbe VAF was set at 100V for this data v BE = 0.75 V v BE = 0.85 V When v BC = 0 v BE =0.75 VAR=101.2 v BE =0.85 VAR= VAF eff (V) vs. v CE (V) L16 07Mar02 6

7 VAR Parameter Extraction (rearly) i E = - I EC = (IS/Q B )exp(v BC /NRV t ), where I CC = 0, and Q -1 B = (1-v BC /VAF-v BE /VAR ) {IKR terms } -1, so since v BE = v BC - v EC, VAR = i E /[ i E / v BE ] vbc Reverse Active Operation L16 07Mar02 7 i B + - v BC i E v EC 0.2 < v EC < < v BC <

8 Reverse Early Data for VAR At a particular data point, an effective VAR value can be calculated v BC = 0.85 V v BC = 0.75 V VAR eff = i E /[ i E / v BE ] vbc The most accurate is at v BE = 0 (why?) i E (A) vs. v EC (V) L16 07Mar02 8

9 Reverse Early VAR extraction VAR eff = i E /[ i E / v BE ] vbc VAR was set at 200V for this data When v BE = 0 v BC =0.75 VAR=200.5 v BC =0.85 VAR= v BC = 0.75 V v BC = 0.85 V VAR eff (V) vs. v EC (V) L16 07Mar02 9

10 BJT Characterization Forward Gummel v BCx = 0 = v BC + i B R B - i C R C v BEx = v BE +i B R B +(i B +i C )R E i B = I BF + I LE = IS exp(v BE /NFV t )/BF + ISE expf(v BE /NEV t ) i C = F I BF /Q B = IS exp(v BE /NFV t ) (1-v BC /VAF-v BE /VAR ) {IKF terms } -1 v BEx L16 07Mar i B i C R B v BC + + v BE R C - - R E

11 Sample fg data for parameter extraction 1.E-02 1.E-04 i C data 1.E-06 1.E-08 i B data 1.E-10 1.E i C, i B vs. v BEext IS = 10f NF = 1 BF = 100 Ise = 10E-14 Ne = 2 Ikf =.1m Var = 200 Re = 1 Rb = 100 L16 07Mar02 11

12 Definitions of N eff and IS eff In a region where i C or i B is approximately a single exponential term, then i C or i B ~ IS eff exp (v BEext /(NF eff V t ) where N eff = {dv BEext /d[ln(i)]}/v t, and IS eff = exp[ln(i) - v BEext /(N eff V t )] L16 07Mar02 12

13 Forward Gummel Data Sensitivities 1.E-02 1.E-04 1.E-06 1.E-08 1.E-10 1.E-12 v BCx = 0 e b i C i B d i C (A),i B (A) vs. v BE (V) a c Region a - IKF IS, RB, RE, NF, VAR Region b - IS, NF, VAR, RB, RE Region c - IS/BF, NF, RB, RE Region d - IS/BF, NF Region e - ISE, NE L16 07Mar02 13

14 Region (b) fg Data Sensitivities Region b - IS, NF, VAR, RB, RE i C = F I BF /Q B = IS exp(v BE /NFV t ) (1-v BC /VAF-v BE /VAR ) {IKF terms } -1 L16 07Mar02 14

15 Region (e) fg Data Sensitivities Region e - ISE, NE i B = I BF + I LE = (IS/BF) expf(v BE /NFV t ) + ISE expf(v BE /NEV t ) L16 07Mar02 15

16 Simple extraction of IS, ISE from data 1.E-10 1.E-12 1.E-14 1.E-16 i C data i B data IS eff vs. v BEext Data set used IS = 10f ISE = 10E-14 Flat IS eff for i C data = 9.99E-15 for < v D < Max IS eff value for i B data is 8.94E-14 for v D = L16 07Mar02 16

17 Simple extraction of NF, NE from fg data i B i C data data NE eff vs. v BEext Data set used NF=1 NE=2 Flat N eff region from i C data = 1.00 for < v D < Max N eff value from i B data is for < v D < L16 07Mar02 17

18 Region (d) fg Data Sensitivities Region d - IS/BF, NF i B = I BF + I LE = (IS/BF) expf(v BE /NFV t ) + ISE expf(v BE /NEV t ) L16 07Mar02 18

19 Simple extraction of BF from data E-10 1.E-06 1.E-02 i C /i B vs. i C Data set used BF = 100 Extraction gives max i C /i B = 92 for 0.50 V < v D < 0.51 V 2.42 A < i D < 3.53 A Minimum value of N eff =1 for slightly lower v D and i D L16 07Mar02 19

20 Region (a) fg Data Sensitivities Region a - IKF IS, RB, RE, NF, VAR i C = F I BF /Q B = IS exp(v BE /NFV t ) (1-v BC /VAF-v BE /VAR ) {IKF terms } -1 L16 07Mar02 20

21 Region (c) fg Data Sensitivities Region c - IS/BF, NF, RB, RE i B = I BF + I LE = (IS/BF) expf(v BE /NFV t ) + ISE expf(v BE /NEV t ) L16 07Mar02 21

22 BJT Characterization Reverse Gummel v BEx = 0 = v BE + i B R B - i E R E v BCx = v BC +i B R B +(i B +i E )R C i B = I BR + I LC = (IS/BR) expf(v BC /NRV t ) + ISC expf(v BC /NCV t ) i E = R I BR /Q B = IS expf(v BC /NRV t ) (1-v BC /VAF-v BE /VAR ) {IKR terms } -1 L16 07Mar v BCx i B R B i E v BC + + v BE R C - - R E

23 Sample rg data for parameter extraction 1.E-02 i B data 1.E-04 1.E-06 1.E-08 i E data 1.E i E, i B vs. v BCext IS=10f Nr=1 Br=2 Isc=10p Nc=2 Ikr=.1m Vaf=100 Rc=5 Rb=100 L16 07Mar02 23

24 Definitions of N eff and IS eff In a region where i C or i B is approximately a single exponential term, then i C or i B ~ IS eff exp (v BCext /(NR eff V t ) where N eff = {dv BCext /d[ln(i)]}/v t, and IS eff = exp[ln(i) - v BCext /(N eff V t )] L16 07Mar02 24

25 Reverse Gummel Data Sensitivities 1.E-02 1.E-04 1.E-06 1.E-08 1.E-10 i B v BCx = 0 e i E b i E (A),i B (A) vs. v BC (V) d c a Region a - IKR IS, RB, RC, NR, VAF Region b - IS, NR, VAF, RB, RC Region c - IS/BR, NR, RB, RC Region d - IS/BR, NR Region e - ISC, NC L16 07Mar02 25

26 Region (d) rg Data Sensitivities Region d - BR, IS, NR i B = I BR + I LC = IS/BR expf(v BC /NRV t ) + ISC expf(v BC /NCV t ) L16 07Mar02 26

27 Simple extraction of BR from data E-10 1.E-06 1.E-02 i E /i B vs. i E Data set used Br = 2 Extraction gives max i E /i B = 1.7 for 0.48 V < v BC < 0.55V 1.13 A < i E < 14.4 A Minimum value of N eff =1 for same range L16 07Mar02 27

28 Region (b) rg Data Sensitivities Region b - IS, NR, VAF, RB, RC i E = R I BR /Q B = IS exp(v BC /NRV t ) (1-v BC /VAF-v BE /VAR ) {IKR terms } -1 L16 07Mar02 28

29 Region (e) rg Data Sensitivities Region e - ISC, NC i B = I BR + I LC = IS/BR expf(v BC /NRV t ) + ISC expf(v BC /NCV t ) L16 07Mar02 29

30 Simple extraction of IS, ISC from data 1.E-10 1.E-12 1.E-14 1.E-16 i B data i E data IS eff vs. v BCext Data set used IS = 10fA ISC = 10pA Min IS eff for i E data = 9.96E-15 for v BC = Max IS eff value for i B data is 8.44E-12 for v BC = L16 07Mar02 30

31 Simple extraction of NR, NC from rg data i B i E data data NE eff vs. v BCext Data set used Nr = 1 Nc = 2 Flat N eff region from i E data = 1.00 for < v BC < Max N eff value from i B data is for < v BC < L16 07Mar02 31

32 Region (c) rg Data Sensitivities Region c - BR, IS, NR, RB, RC i B = I BR + I LC = IS/BR expf(v BC /NRV t ) + ISC expf(v BC /NCV t ) L16 07Mar02 32

33 Region (a) rg Data Sensitivities Region a - IKR IS, RB, RC, NR, VAF i E = R I BR /Q B ~[IS IKR] 1/2 exp(v BC /NRV t ) (1-v BC /VAF-v BE /VAR ) L16 07Mar02 33

34 RE-flyback data extraction of RE Qintr o.c. v CE R E v CE / i B (from IC-CAP Modeling Reference, p. 6-37) v BE R BB i B B E R E R BM (v BE - v CE )/ i B (adapted by RLC from IC-CAP Modeling Reference, p. 6-39) L16 07Mar02 34

35 Extraction of RE from refly data y=7.1373x RE vce/ ib Slope gives RE 7.1 Ohm vce(v) vs. ib(a) Model data assumed RE = 1 Ohm L16 07Mar02 35

36 Extraction of RBM from refly data 1.00 y=107.72x RBM (v BE - v CE )/ i B vbc(v) vs. ib(a) Slope gives RBM 108 Ohm Model data assumed RB = RBM = 100 Ohm L16 07Mar02 36

Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002

Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002 Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002 Professor Ronald L. Carter ronc@uta.edu http://www.uta.edu/ronc/ L15 05Mar02 1 Charge components in the BJT From Getreau,

More information

BIPOLAR JUNCTION TRANSISTOR MODELING

BIPOLAR JUNCTION TRANSISTOR MODELING BIPOLAR JUNCTION TRANSISTOR MODELING Introduction Operating Modes of the Bipolar Transistor The Equivalent Schematic and the Formulas of the SPICE Gummel-Poon Model A Listing of the Gummel-Poon Parameters

More information

Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format

Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format Bipolar Junction Transistor (BJT) Model Old Content - visit altiumcom/documentation Modified by Admin on Sep 13, 2017 Model Kind Transistor Model Sub-Kind BJT SPICE Prefix Q SPICE Netlist Template Format

More information

****** bjt model parameters tnom= temp= *****

****** bjt model parameters tnom= temp= ***** ****** HSPICE H 2013.03 64 BIT (Feb 27 2013) RHEL64 ****** Copyright (C) 2013 Synopsys, Inc. All Rights Reserved. Unpublished rights reserved under US copyright laws. This program is protected by law and

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

DATA SHEET. PRF957 UHF wideband transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Mar 01.

DATA SHEET. PRF957 UHF wideband transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Mar 01. DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D1 Supersedes data of 1999 Mar 1 1999 Jul 3 FEATURES PINNING Small size Low noise Low distortion High gain Gold metallization ensures excellent reliability.

More information

BFR93A. NPN Silicon RF Transistor. For low-noise, high-gain broadband amplifiers at collector currents from 2 ma to 30 ma

BFR93A. NPN Silicon RF Transistor. For low-noise, high-gain broadband amplifiers at collector currents from 2 ma to 30 ma NPN Silicon RF Transistor For lownoise, highgain broadband amplifiers at collector currents from ma to ma VPS5 ESD: Electrostatic discharge sensitive device, observe handling precaution! Type Marking Pin

More information

figure shows a pnp transistor biased to operate in the active mode

figure shows a pnp transistor biased to operate in the active mode Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation

More information

Charge-Storage Elements: Base-Charging Capacitance C b

Charge-Storage Elements: Base-Charging Capacitance C b Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers

More information

Transistor Characteristics and A simple BJT Current Mirror

Transistor Characteristics and A simple BJT Current Mirror Transistor Characteristics and A simple BJT Current Mirror Current-oltage (I-) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current

More information

Type Marking Pin Configuration Package BFR92P GFs 1=B 2=E 3=C SOT23

Type Marking Pin Configuration Package BFR92P GFs 1=B 2=E 3=C SOT23 NPN Silicon RF Transistor* For broadband amplifiers up to GHz and fast nonsaturated switches at collector currents from 0.5 ma to 0 ma Complementary type: BFT9 (PNP) * Short term description ESD (Electrostatic

More information

ESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR181 RFs 1=B 2=E 3=C SOT23

ESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR181 RFs 1=B 2=E 3=C SOT23 NPN Silicon RF Transistor* For low noise, highgain broadband amplifiers at collector currents from 0.5 ma to ma f T = 8 GHz, F = 0.9 db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according

More information

BFP193. NPN Silicon RF Transistor*

BFP193. NPN Silicon RF Transistor* NPN Silicon RF Transistor* For low noise, highgain amplifiers up to GHz For linear broadband amplifiers f T = 8 GHz, F = db at 900 MHz * Short term description ESD (Electrostatic discharge) sensitive device,

More information

Berkeley. Two-Port Noise. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad. September 13, 2014

Berkeley. Two-Port Noise. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad. September 13, 2014 Berkeley Two-Port Noise Prof. Ali M. U.C. Berkeley Copyright c 2014 by Ali M. September 13, 2014 Noise Figure Review Recall that the noise figure of a two-port is defined by F = P N s + P Na P Ns = 1 +

More information

BFP196W. NPN Silicon RF Transistor*

BFP196W. NPN Silicon RF Transistor* NPN Silicon RF Transistor* For low noise, low distortion broadband amplifiers in antenna and telecommunications systems up to 1.5 GHz at collector currents from 20 ma to 80 ma Power amplifier for DECT

More information

BFP193. NPN Silicon RF Transistor* For low noise, high-gain amplifiers up to 2 GHz For linear broadband amplifiers f T = 8 GHz, F = 1 db at 900 MHz

BFP193. NPN Silicon RF Transistor* For low noise, high-gain amplifiers up to 2 GHz For linear broadband amplifiers f T = 8 GHz, F = 1 db at 900 MHz NPN Silicon RF Transistor* For low noise, highgain amplifiers up to GHz For linear broadband amplifiers f T = 8 GHz, F = db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according AEC Q * Short

More information

Type Marking Pin Configuration Package BGA427 BMs 1, IN 2, GND 3, +V 4, Out SOT343. Maximum Ratings Parameter Symbol Value Unit Device current I D

Type Marking Pin Configuration Package BGA427 BMs 1, IN 2, GND 3, +V 4, Out SOT343. Maximum Ratings Parameter Symbol Value Unit Device current I D BGA7 SiMMICAmplifier in SIEGET Technologie Cascadable 0 Ωgain block Unconditionally stable Gain S = 8. db at.8 GHz (Appl.) gain S = db at.8 GHz (Appl.) IP out = +7 dbm at.8 GHz (V D =V, I D =9.mA) Noise

More information

ESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR183W RHs 1=B 2=E 3=C SOT323

ESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR183W RHs 1=B 2=E 3=C SOT323 NPN Silicon RF Transistor* For low noise, highgain broadband amplifiers at collector currents from ma to 0 ma f T = 8 GHz, F = 0.9 db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according AEC

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything

More information

University of Pittsburgh

University of Pittsburgh University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:

More information

BFP196W. NPN Silicon RF Transistor*

BFP196W. NPN Silicon RF Transistor* NPN Silicon RF Transistor* For low noise, low distortion broadband amplifiers in antenna and telecommunications systems up to 1.5 GHz at collector currents from 20 ma to 80 ma Power amplifier for DECT

More information

About Modeling the Reverse Early Effect in HICUM Level 0

About Modeling the Reverse Early Effect in HICUM Level 0 About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,

More information

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS

More information

Symbolic SPICE TM Circuit Analyzer and Approximator

Symbolic SPICE TM Circuit Analyzer and Approximator Symbolic SPICE Symbolic SPICE TM Circuit Analyzer and Approximator Application Note AN-006: Magnetic Microphone Amplifier by Gregory M. Wierzba Rev 072010 A) Introduction The schematic shown below in Fig.

More information

Tutorial #4: Bias Point Analysis in Multisim

Tutorial #4: Bias Point Analysis in Multisim SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Tutorial #4: Bias Point Analysis in Multisim INTRODUCTION When BJTs

More information

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007

More information

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - 6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium

More information

Lecture Notes for ECE 215: Digital Integrated Circuits

Lecture Notes for ECE 215: Digital Integrated Circuits Lecture Notes for ECE 215: Digital Integrated Circuits J. E. Ayers Electrical and Computer Engineering Department University of Connecticut 2002 All rights reserved University of Connecticut 1 Introduction

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

Junction Bipolar Transistor. Characteristics Models Datasheet

Junction Bipolar Transistor. Characteristics Models Datasheet Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,

More information

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn

More information

Mextram 504. Jeroen Paasschens Willy Kloosterman Philips Research Laboratories, Eindhoven. c Philips Electronics N.V. 1999

Mextram 504. Jeroen Paasschens Willy Kloosterman Philips Research Laboratories, Eindhoven. c Philips Electronics N.V. 1999 Mextram 54 Jeroen Paasschens Willy Kloosterman Laboratories, Eindhoven c Electronics N.V. 1999 Mextram 54 Introduction (1) Previous CMC: Mextram 53 gives generally good results. Why Mextram 54 Modelling

More information

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation.

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation. Saturatio Cosider the circuit below. We have see this oe already. As before, assume that the BJT is o ad i forward active operatio. VCC 0 V VBB ib RC 0 k! RB 3V 47 k! vbe ic vce βf 00. ( )( µ µ ). (. )(!!

More information

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model EE 330 Lecture 25 Amplifier Biasing (precursor) Two-Port Amplifier Model Amplifier Biasing (precursor) V CC R 1 V out V in B C E V EE Not convenient to have multiple dc power supplies Q very sensitive

More information

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:

More information

Chapter 2 - DC Biasing - BJTs

Chapter 2 - DC Biasing - BJTs Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

ESE319 Introduction to Microelectronics. BJT Biasing Cont. BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple

More information

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1 Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset

More information

ELEC3106 Electronics: lecture 7 summary. SPICE simulations. Torsten Lehmann

ELEC3106 Electronics: lecture 7 summary. SPICE simulations. Torsten Lehmann ELEC3106, Electronics SPICE simulations 1 ELEC3106 Electronics: lecture 7 summary SPICE simulations Torsten Lehmann School of Electrical Engineering and Telecommunication The University of New South Wales

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter

Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter Circuits Syst Signal Process (2010) 29: 913 924 DOI 10.1007/s00034-010-9189-1 Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter Pipat Prommee Thanate Pattanatadapong Received: 23 February

More information

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.) 6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)

More information

Bipolar junction transistor operation and modeling

Bipolar junction transistor operation and modeling 6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30

More information

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59 Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

More information

VBIC. SPICE Gummel-Poon. (Bipolar Junction Transistor, BJT) Gummel Poon. BJT (parasitic transistor) (avalance mutliplication) (self-heating)

VBIC. SPICE Gummel-Poon. (Bipolar Junction Transistor, BJT) Gummel Poon. BJT (parasitic transistor) (avalance mutliplication) (self-heating) page 4 VBC SPCE Gummel-Poon (Bipolar Junction Transistor, BJT) 1970 Gummel Poon GP BJT (parasitic transistor) (avalance mutliplication) (self-heating) (qusai-saturation) Early GP BJT (Heter-junction Bipolar

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time

More information

THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN MD MAHBUB HOSSAIN. Presented to the Faculty of the Graduate School of

THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN MD MAHBUB HOSSAIN. Presented to the Faculty of the Graduate School of THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN by MD MAHBUB HOSSAIN Presented to the Faculty of the Graduate School of The University of Texas at Arlington in Partial Fulfillment of the Requirements

More information

CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

More information

Device Physics: The Bipolar Transistor

Device Physics: The Bipolar Transistor Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches

More information

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This

More information

MEXTRAM (level 504) the Philips model for bipolar transistors

MEXTRAM (level 504) the Philips model for bipolar transistors MEXTRAM (level 504) the Philips model for bipolar transistors Jeroen Paasschens, Willy Kloosterman, Ramses van der Toorn FSA modeling workshop 2002 Philips Electronics N.V. 2002 apple PHILIPS Philips Research

More information

CLASS 3&4. BJT currents, parameters and circuit configurations

CLASS 3&4. BJT currents, parameters and circuit configurations CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from

More information

Section 1: Common Emitter CE Amplifier Design

Section 1: Common Emitter CE Amplifier Design ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open

More information

7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING

7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING à 7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING Figure. AC coupled common emitter amplifier circuit ü The DC Load Line V CC = I CQ + V CEQ + R E I EQ I EQ = I CQ + I BQ I

More information

Linear Phase-Noise Model

Linear Phase-Noise Model Linear Phase-Noise Model 41 Sub-Outline Generic Linear Phase-Noise Model Circuit-Specific Linear Phase-Noise Model 4 Generic Linear Phase-Noise Model - Outline Linear Oscillator Model LC-Tank noise active

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 14 121011 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Steady-State Analysis RC Circuits RL Circuits 3 DC Steady-State

More information

ECE 546 Lecture 16 MNA and SPICE

ECE 546 Lecture 16 MNA and SPICE ECE 546 Lecture 16 MNA and SPICE Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Nodal Analysis The Node oltage method

More information

ECE Spring 2015 Final Exam

ECE Spring 2015 Final Exam ECE 20100 Spring 2015 Final Exam May 7, 2015 Section (circle below) Jung (1:30) 0001 Qi (12:30) 0002 Peleato (9:30) 0004 Allen (10:30) 0005 Zhu (4:30) 0006 Name PUID Instructions 1. DO NOT START UNTIL

More information

Working Group Bipolar (Tr..)

Working Group Bipolar (Tr..) Department of Electrical Engineering and Information Technology Institute of Circuits and Systems Chair for Electron Devices and Integrated Circuits Working Group Bipolar (Tr..) I T parameter extraction

More information

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics A Novel Method for Transit Time Parameter Extraction Taking into Account the Coupling Between DC and AC Characteristics Dominique BEGE and Didier CELI STMicroelectronics, 850, rue jean Monnet F-38926 Cedex

More information

Silicon Diffused Power Transistor

Silicon Diffused Power Transistor PHE139 GENERAL DESCRIPTION The PHE139 is a silicon npn power switching transistor in the TO22AB envelope intended for use in high frequency electronic lighting ballast applications, converters, inverters,

More information

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities: Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction

More information

BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply

More information

PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA

PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA Wolfgang Kraus Atmel Germany wolfgang.kraus@hno.atmel.com 6th HICUM Workshop, Heilbronn (Germany), June 2006 c WK Jun 12th, 2006

More information

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises Page Microelectronic Circuit esign Fourth Edition - Part I Solutions to Exercises CHAPTER V LSB 5.V 0 bits 5.V 04bits 5.00 mv V 5.V MSB.560V 000000 9 + 8 + 4 + 0 785 0 V O 785 5.00mV or ) 5.V 3.95 V V

More information

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two - 6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large

More information

VBIC Fundamentals. Colin McAndrew. Motorola, Inc East Elliot Rd. MD EL-701 Tempe, AZ USA 1 VBIC

VBIC Fundamentals. Colin McAndrew. Motorola, Inc East Elliot Rd. MD EL-701 Tempe, AZ USA 1 VBIC VBIC Fundamentals Colin McAndrew Motorola, Inc. 2100 East Elliot Rd. MD EL-701 Tempe, AZ 85284 USA 1 VBIC Outline History Review of VBIC model improvements over SGP model formulation observations and comments

More information

Chapter 5. BJT AC Analysis

Chapter 5. BJT AC Analysis Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

More information

A WORK-NOTE on OSCILLATORS - LEARNING by DOING

A WORK-NOTE on OSCILLATORS - LEARNING by DOING Downloaded from orbit.dtu.dk on: Dec 16, 2017 A WORK-NOTE on OSCILLATORS - LEARNING by DOING Lindberg, Erik Publication date: 2005 Document Version Publisher's PDF, also known as Version of record Link

More information

VALIDATION OF NONLINEAR BIPOLAR TRANSISTOR MODEL

VALIDATION OF NONLINEAR BIPOLAR TRANSISTOR MODEL VALIDATION OF NONLINEAR BIPOLAR TRANSISTOR MODEL BY SMALL-SIGNAL MEASUREMENTS J. Vidkjer *, V. Porra**, J. Zhu*, T. Huttunen* Abstract: A new method for the validity analysis of nonlinear transistor models

More information

Introduction to Transistors. Semiconductors Diodes Transistors

Introduction to Transistors. Semiconductors Diodes Transistors Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms

More information

Status of HICUM/L2 Model

Status of HICUM/L2 Model Status of HICUM/L2 Model A. Pawlak 1), M. Schröter 1),2), A. Mukherjee 1) 1) CEDIC, University of Technology Dresden, Germany 2) Dept. of Electrical and Computer Engin., University of Calif. at San Diego,

More information

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline Lecture 17 The Bipolar Junction Transistor (II) Regimes of Operation Outline Regimes of operation Large-signal equivalent circuit model Output characteristics Reading Assignment: Howe and Sodini; Chapter

More information

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed) ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

More information

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model HICUM HICUM / L2 A geometry scalable physics-based compact bipolar transistor model M. Schroter, A. Pawlak, A. Mukherjee Documentation of model version 2.32 August, 2013 M. Schroter 16/5/14 1 HICUM List

More information

ECE-305: Spring 2018 Final Exam Review

ECE-305: Spring 2018 Final Exam Review C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

The Common-Emitter Amplifier

The Common-Emitter Amplifier c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

More information

MP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C)

MP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C) TOSHIBA Power Transistor Module Silicon Epitaxial Type (Darlington power transistor in ) High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Industrial Applications

More information

Regional Approach Methods for SiGe HBT compact modeling

Regional Approach Methods for SiGe HBT compact modeling Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits,

More information

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model EE 330 Lecture 25 Amplifier Biasing (precursor) Two-Port Amplifier Model Review from Last Lecture Exam Schedule Exam 2 Friday March 24 Review from Last Lecture Graphical Analysis and Interpretation 2 OX

More information

to Highbury via Massey University, Constellation Station, Smales Farm Station, Akoranga Station and Northcote

to Highbury via Massey University, Constellation Station, Smales Farm Station, Akoranga Station and Northcote b v Nc, g, F, C Uv Hgb p (p 4030) F g (p 4063) F (p 3353) L D (p 3848) 6.00 6.0 6.2 6.20 6.30 6.45 6.50 6.30 6.40 6.42 6.50 7.00 7.5 7.20 7.00 7.0 7.2 7.20 7.30 7.45 7.50 7.30 7.40 7.42 7.50 8.00 8.5 8.20

More information

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor

More information

Non-standard geometry scaling effects

Non-standard geometry scaling effects Non-standard geometry scaling effects S. Lehmann 1), M. Schröter 1),2), J. Krause 1), A. Pawlak 1) 1) Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany 2) ECE Dept., University

More information

ECE 2201 PRELAB 5B BIPOLAR JUNCTION TRANSISTOR (BJT) FUNDAMENTALS

ECE 2201 PRELAB 5B BIPOLAR JUNCTION TRANSISTOR (BJT) FUNDAMENTALS EE 2201 PRELAB 5B BIPOLAR JUNTION TRANSISTOR (BJT) FUNDAMENTALS P1. β Meter The circuit of Figure P51 can be used to measure the current gain β of the BJT. Determine values for resistors R1 and R2 to meet

More information

Silicon Diffused Power Transistor

Silicon Diffused Power Transistor GENERAL DESCRIPTION High voltage, high-speed switching npn transistors in a fully isolated SOT99 envelope, primarily for use in horizontal deflection circuits of colour television receivers. QUICK REFERENCE

More information

E2.2 Analogue Electronics

E2.2 Analogue Electronics E2.2 Analogue Electronics Instructor : Christos Papavassiliou Office, email : EE 915, c.papavas@imperial.ac.uk Lectures : Monday 2pm, room 408 (weeks 2-11) Thursday 3pm, room 509 (weeks 4-11) Problem,

More information

Pushbutton Units and Indicator Lights

Pushbutton Units and Indicator Lights Insert labels and insert caps Clear, illuminated and indicator lights can be fitted with insert labels and caps for identification purposes. These labels and caps are made of a semi-transparent molded

More information

Band-bending. EE 436 band-bending 1

Band-bending. EE 436 band-bending 1 Band-bending In the p-n junction and BJT, we saw that the semiconductor band edges were bent in the depletion layers. We used the depletion approximation and Poisson s equation to relate the band-bending

More information

Insulated Gate Bipolar Transistor (IGBT)

Insulated Gate Bipolar Transistor (IGBT) BUK856-8A GENERAL DESCRIPTION QUICK REFERENCE DATA Fast-switching N-channel insulated SYMBOL PARAMETER MAX. UNIT gate bipolar power transistor in a plastic envelope. V CE Collector-emitter voltage 8 V

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Lecture 27: Introduction to Bipolar Transistors

Lecture 27: Introduction to Bipolar Transistors NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor

More information

Silicon Diffused Darlington Power Transistor

Silicon Diffused Darlington Power Transistor GENERAL DESCRIPTION Highvoltage, monolithic npn power Darlington transistor in a SOT93 envelope intended for use in car ignition systems, DC and AC motor controls, solenoid drivers, etc. QUICK REFERENCE

More information