White Electronic Designs
|
|
- Lorena Golden
- 6 years ago
- Views:
Transcription
1 查询 WS1M32-25HSCA 供应商 White Electronic Designs 捷多邦, 专业 PCB 打样工厂,24 小时加急 出货 1Mx32 SRAM MODULE FEATURES Access Times of 17, 20, 25ns Packaging 4 lead, 2mm CQFP, (Package 511) 66 pin PGA Type, 1 35" sq, Hermetic Ceramic HIP (Package 402)* Organized as two banks of 512Kx32, User Configurable as 2Mx16 or 4Mx * Package to be developed Commercial, Industrial and Military Temperature Ranges TTL Compatible Inputs and Outputs 5 Volt Power Supply Low Power CMOS Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation Weight WS1M32-XH2X* - 13 grams (typical) WS1M32-XG3X - 20 grams (typical) PIN CONFIGURATION FOR WS1M32-XH2X* TOP VIEW I/O I/O9 I/O10 A13 A14 A15 WE2 OE2 I/O11 A10 A11 I/O15 I/O14 I/O13 I/O12 OE1 A1 I/O24 I/O25 I/O26 A6 A7 CS2 OE4 WE4 I/O27 A3 A4 I/O31 I/O30 I/O29 I/O2 A0 A1 PIN DESCRIPTION I/O0-31 Data Inputs/Outputs A0-1 Address Inputs WE1-4 Write Enables CS1-2 Chip Selects OE1-4 Output Enable Power Supply Ground Not Connected A16 A17 A12 WE1 I/O7 A A9 A5 WE3 A2 I/O23 BLOCK DIAGRAM I/O0 CS1 I/O6 I/O16 OE3 I/O22 OE1 WE1 OE2 WE2 OE3 WE3 OE4 WE4 I/O1 I/O5 I/O17 I/O21 CS1 A 0-1 I/O2 I/O3 I/O4 I/O1 I/O19 I/O K 2M x x 512K x 512K 2M x x 512K x 512K 2M x x 512K 2M x 512K x 512K x CS2 I/O0-7 I/O-15 I/O16-23 I/O24-31 NOTE: CS1& CS2 are used as bank select
2 PIN CONFIGURATION FOR WS1M32-XG3X TOP VIEW PIN DESCRIPTION I/O31 I/O30 I/O29 I/O2 I/O27 I/O26 I/O25 I/O24 I/O23 I/O22 I/O21 I/O20 I/O19 I/O1 I/O17 I/O16 I/O0-31 Data Inputs/Outputs A0-1 Address Inputs WE1-4 Write Enables A0 A1 A2 A3 A4 A5 A6 OE1 OE2 OE3 OE4 A7 A A9 A10 A11 A12 A WE4 WE3 WE2 WE1 A1 A17 A16 A15 A14 CS1 A 0-1 OE1 WE1 512K 2M x x 512K x BLOCK DIAGRAM OE2 WE2 CS1-2 OE K 2M x x 512K x OE3 WE3 Chip Selects Output Enables Power Supply Ground Not Connected 512K 2M x x 512K 2M x OE4 WE4 512K x 512K x I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 CS1 CS2 I/O I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 CS2 I/O0-7 I/O-15 I/O16-23 I/O24-31 NOTE: CS1& CS2 are used as bank select 1.146" The WEDC 4 lead G3 CQFP fills the same fit and function as the JEDEC 4 lead CQFJ or 4 PLCC But the G3 has the TCE and lead inspection advantage of the CQFP form
3 ABSOLUTE MAXIMUM RATINGS Parameter Symbol Min Max Unit Operating Temperature TA C Storage Temperature TSTG C Signal Voltage Relative to VG -0 5 Vcc V Junction Temperature T J 150 C Supply Voltage V RECOMMENDED OPERATING CONDITIONS Parameter Symbol Min Max Unit Supply Voltage V Input High Voltage VIH V Input Low Voltage VIL V Operating Temp (Mil) TA C Operating Temp (Ind ) TA C CAPACITAE (TA = +25 C) Parameter Symbol Conditions Max Unit OE1-4 capacitance COE VIN = 0 V, f = 1 0 MHz 30 pf WE1-4 capacitance CWE VIN = 0 V, f = 1 0 MHz 30 pf CS1-2 capacitance CCS VIN = 0 V, f = 1 0 MHz 30 pf Data I/O capacitance CI/O VI/O = 0 V, f = 1 0 MHz 30 pf Address input capacitance CAD VIN = 0 V, f = 1 0 MHz 75 pf This parameter is guaranteed by design but not tested TRUTH TABLE CS1 CS2 OE WE Mode Data I/O Power H H X X Standby High Z Standby L H L H Read Data Out Active L H H H Out Disable High Z Active L H X L Write Data In Active H L L H Read Data Out Active H L H H Out Disable High Z Active H L X L Write Data In Active L L X X Invalid State Invalid State Invalid State DC CHARACTERISTICS ( = 5 0V, = 0V, TA = -55 C to +125 C) Parameter Symbol Conditions Units Min Max Input Leakage Current ILI = 5 5, VIN = to 10 µa Output Leakage Current ILO CS = VIH, OE = VIH, VOUT = to 10 µa Operating Supply Current x 32 Mode ICC x 32 CS = VIL, OE = VIH, f = 5MHz, Vcc = ma Standby Current ISB CS = VIH, OE = VIH, f = 5MHz, Vcc = ma Output Low Voltage VOL IOL = ma, Vcc = V Output High Voltage VOH IOH = -4 0mA, Vcc = V NOTE: DC test conditions: VIH = -0 3V, VIL = 0 3V
4 AC CHARACTERISTICS (= 5 0V, = 0V, TA= -55 C to +125 C) Parameter Symbol Units Read Cycle Min Max Min Max Min Max Read Cycle Time trc ns Address Access Time taa ns Output Hold from Address Change toh ns Chip Select Access Time tacs ns Output Enable to Output Valid toe ns Chip Select to Output in Low Z tclz ns Output Enable to Output in Low Z tolz ns Chip Disable to Output in High Z tchz ns Output Disable to Output in High Z tohz ns 1 This parameter is guaranteed by design but not tested AC CHARACTERISTICS (= 5 0V, = 0V, TA= -55 C to +125 C) Parameter Symbol Units Write Cycle Min Max Min Max Min Max Write Cycle Time twc ns Chip Select to End of Write tcw ns Address Valid to End of Write taw ns Data Valid to End of Write tdw ns Write Pulse Width twp ns Address Setup Time tas ns Address Hold Time tah ns Output Active from End of Write tow ns Write Enable to Output in High Z twhz ns Data Hold Time tdh ns 1 This parameter is guaranteed by design but not tested AC TEST CIRCUIT AC TEST CONDITIONS Current Source D.U.T. C eff = 50 pf Current Source I OL I OH V Z 1.5V (Bipolar Supply) Parameter Typ Unit Input Pulse Levels VIL = 0, VIH = 3 0 V Input Rise and Fall 5 ns Input and Output Reference Level 1 5 V Output Timing Reference Level 1 5 V NOTES: VZ is programmable from -2V to +7V IOL & IOH programmable from 0 to 16mA Tester Impedance Z0 = 75W VZ is typically the midpoint of VOH and VOL IOL & IOH are adjusted to simulate a typical resistive load circuit ATE tester includes jig capacitance
5 TIMING WAVEFORM - READ CYCLE ADDRESS t RC t AA CS ADDRESS t RC t AA OE t ACS t CLZ t CHZ DATA I/O t OH PREVIOUS DATA VALID DATA VALID DATA I/O t OE t OLZ HIGH IMPEDAE DATA VALID t OHZ READ CYCLE 1 (CS = OE = V IL, WE = V IH ) READ CYCLE 2 (WE = V IH ) WRITE CYCLE - WE CONTROLLED t WC ADDRESS t AW t CW t AH CS t AS t WP WE t OW t WHZ t DW t DH DATA I/O DATA VALID WRITE CYCLE 1, WE CONTROLLED WRITE CYCLE - CS CONTROLLED ADDRESS t WC WS32K32-XHX t AW t AS tcw t AH CS t WP WE t DW t DH DATA I/O DATA VALID WRITE CYCLE 2, CS CONTROLLED
6 PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2) 35.2 (1.35) ± 0.3 (0.015) SQ PIN 1 IDENTIFIER SQUARE PAD ON BOTTOM 25.4 (1.0) TYP 5.7 (0.223) MAX 3.1 (0.150) ± 0.1 (0.005) 1.27 (0.050) ± 0.1 (0.005) 0.76 (0.030) ± 0.1 (0.005) 2.54 (0.100) TYP (0.600) TYP 25.4 (1.0) TYP 1.27 (0.050) TYP DIA 0.46 (0.01) ± 0.05 (0.002) DIA ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN IHES
7 PACKAGE 511: 4 LEAD, CERAMIC QUAD FLAT PACK (G3) (1.190) ± 0.25 (0.010) SQ 27.1 (1.070) ± 0.25 (0.010) SQ 4.29 (0.169) ± 0.2 (0.011) 4.12 (0.162) ± 0.20 (0.00) Pin (0.010) ± 0.03 (0.002) R (0.005) MIN (1.146) ± 0.25 (0.010) 1 / (0.00) ± 0.06 (0.003) 1.02 (0.040) ± 0.12 (0.005) DETAIL A 1.27 (0.050) TYP 0.3 (0.015) ± 0.05 (0.002) (1.000) TYP 0.27 (0.011) ± 0.04 (0.001) SEE DETAIL "A" 1.146" The WEDC 4 lead G3 CQFP fills the same fit and function as the JEDEC 4 lead CQFJ or 4 PLCC But the G3 has the TCE and lead inspection advantage of the CQFP form ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN IHES
8 ORDERING INFORMATION W S 1M32 - XX X X X LEAD FINISH: Blank = Gold plated leads A = Solder dip leads DEVICE GRADE: M = Military Screened I = Industrial C = Commercial -55 C to +125 C -40 C to +5 C 0 C to +70 C PACKAGE TYPE: H2 = Ceramic Hex-In-line Package, HIP (Package 402)* G3 = 2 mm Ceramic Quad Flatpack, CQFP (Package 511) ACCESS TIME (ns) ORGANIZATION, two banks of 512Kx32 User configurable as 2Mx16 or 4Mx SRAM WHITE ELECTRONIC DESIGNS CORP * Package to be developed
SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION
DESCRIPTION SRM2264L10/12 CMOS 64K-BIT STATIC RAM Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous The SRM2264L10/12 is an 8,192-word 8-bit asynchronous, static, random access
More informationRevision No History Draft Date Remark
128Kx16bit full CMOS SRAM Document Title 128K x16 bit 2.5 V Low Power Full CMOS slow SRAM Revision History Revision No History Draft Date Remark 00 Initial Apr.07.2001 Preliminary 01 Correct Pin Connection
More informationHM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM
8192-word 8-bit High Speed CMOS Static RAM Features Low-power standby 0.1 mw (typ) 10 µw (typ) L-/LL-version Low power operation 15 mw/mhz (typ) Fast access time l00/120/ (max) Single +5 V supply Completely
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More information2 Megabit (256K x 8) SuperFlash MTP SST27SF020, SST27VF020
查询 SSVF00 供应商 捷多邦, 专业 PCB 打样工厂, 小时加急出货 Megabit (K x ) SuperFlash MP SSSF00, SSVF00.0-Volt Read Operation for SF00.-Volt Read Operation for VF00 Superior Reliability Endurance: Minimum 00 Cycles Greater
More informationP4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O
FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 8/10/12/15/20/25/35/70/100 ns (Commercial) 10/12/15/20/25/35/70/100 ns(industrial) 12/15/20/25/35/45/70/100 ns (Military) Low Power
More informationIS61C K x 16 HIGH-SPEED CMOS STATIC RAM
ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%
More informationDATA SHEET 1M-BIT CMOS STATIC RAM 128K-WORD BY 8-BIT. µpd431000a-l 70, to to
DATA SHEET MOS INTEGRATED CIRCUIT µ PD431000A 1M-BIT CMOS STATIC RAM 128K-WORD BY 8-BIT Description The µpd431000a is a high speed, low power, and 1,048,576 bits (131,072 words 8 bits) CMOS static RAM.
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More information256K X 16 BIT LOW POWER CMOS SRAM
Revision History 256K x16 bit Low Power CMOS Static RAM Revision No History Date Remark 1.0 Initial Issue January 2011 Preliminary 2.0 updated DC operating character table May 2016 Alliance Memory Inc.
More information3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
More informationIS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM
ISLV K x LOW VOLTAGE CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single.V ± 0%
More informationSRAM & FLASH Mixed Module
128K x 16 SRAM & 512K x 16 FLASH SRAM / FLASH MEMORY ARRAY SRAM & FLASH PIN ASSIGNMENT (Top View) 68 Lead CQFP (QT) FEATURES Operation with single 5V supply High speed: 35ns SRAM, 90ns FLASH Built in decoupling
More information5.0 V 256 K 16 CMOS SRAM
February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20
More information5 V 64K X 16 CMOS SRAM
September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address
More informationSC1301A/B. 2A High Speed Low-Side MOSFET Driver in SOT-23 POWER MANAGEMENT. Applications. Typical Application Circuit
查询 SC1301B 供应商 Description The is a cost effective single-channel highspeed MOSFET driver. The driver is capable of driving a 1000pF load in 0ns rise/fall time and has a 60ns propagation delay time from
More informationHN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM
32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word
More information3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
More informationLH5P832. CMOS 256K (32K 8) Pseudo-Static RAM
LH5P832 CMOS 256K (32K 8) Pseudo-Static RAM FEATURES 32,768 8 bit organization Access time: 100/120 ns (MAX.) Cycle time: 160/190 ns (MIN.) Power consumption: Operating: 357.5/303 mw Standby: 16.5 mw TTL
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
查询 SN4/74LS2 供应商 捷多邦, 专业 PCB 打样工厂, 小时加急出货 PRESEABLE BCD/DECADE UP/DOWN COUNER PRESEABLE 4-BI BINARY UP/DOWN COUNER he SN4/74LS2 is an UP/DOWN BCD Decade (842) Counter and the SN4/74LS3 is an UP/DOWN MODULO-6
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY SEPTEMBER 2005 FEATURES High-speed access time: 8, 10, and 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS
More informationHigh Speed Super Low Power SRAM
Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, 2005 2.1 2.2 Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, 2005
More informationDS K x 8 Static RAM FEATURES PIN ASSIGNMENT PIN DESCRIPTION
8K x 8 Static RAM FEATURES Low power CMOS design Standby current 50 na max at t A = 25 C V CC = 3.0V 100 na max at t A = 25 C V CC = 5.5V 1 µa max at t A = 60 C V CC = 5.5V Full operation for V CC = 4.5V
More informationHN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.
8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as
More informationHN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM
8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word
More informationSRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View)
512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 for Ceramic Extended Temperature Plastic (COTS) FEATURES Ultra High Speed Asynchronous Operation
More informationLH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS
LH5P8128 FEATURES 131,072 8 bit organization Access times (MAX.): 60/80/100 ns Cycle times (MIN.): 100/130/160 ns Single +5 V power supply Power consumption: Operating: 572/385/275 mw (MAX.) Standby (CMOS
More informationApril 2004 AS7C3256A
pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address
More informationHB56A1636B/SB-6B/7B/8B
16,777,216-word 36-bit High-Density Dynamic RAM Module ADE-203-591A(Z) Rev. 1.0 05/10/96 Description The HB56A1636 is a 16-Mbit 36 dynamic RAM module, consisting of 36 16-Mbit DRAMs (HM5116100BS) sealed
More informationDS1225Y. 64K Nonvolatile SRAM FEATURES PIN ASSIGNMENT
DS1225Y 64K Nonvolatile SRAM FEATURES years minimum data retention in the absence of external power PIN ASSIGNMENT NC 1 28 VCC Data is automatically protected during power loss Directly replaces 8K x 8
More informationHN27C1024HG/HCC Series
65536-word 16-bit CMOS UV Erasable and Programmable ROM Description The Hitachi HN27C1024H series is a 1-Mbit (64-kword 16-bit) ultraviolet erasable and electrically programmable ROM. Fabricated on new
More information2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description.
Fast Page Mode (FPM) DRAM SIMM 322006-S51T04JD Pin 2Mx32 Unbuffered, 1k Refresh, 5V General Description The module is a 2Mx32 bit, 4 chip, 5V, 72 Pin SIMM module consisting of (4) 1Mx16 (SOJ) DRAM. The
More informationRevision No History Draft Date Remark. 00 Initial Draft Dec Preliminary. 01 Package Height Changed 1.0mm -> 0.9mm Mar.05.
256Kx16bit full MOS SRM Document Title 256K x16 bit 2.7 ~ 3.3V Super Low Power FMOS Slow SRM Revision History Revision No History Draft Date Remark 00 Initial Draft Dec.20.2001 Preliminary 01 Package Height
More informationHN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM
262144-word 16-bit CMOS UV Erasable and Programmable ROM The Hitachi HN27C4096G/CC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation. Fabricated
More informationDM74LS14 Hex Inverter with Schmitt Trigger Inputs
DM74LS14 Hex Inverter with Schmitt Trigger Inputs General Description This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases
More information32K x 8 EEPROM - 5 Volt, Byte Alterable
32K x 8 EEPROM - 5 Volt, Byte Alterable Description The is a high performance CMOS 32K x 8 E 2 PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only
More informationSRAM AS5C512K8. 512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES
512K x 8 SRAM HIGH SPEED SRAM with REVOLUTIONARY PINOUT AVAILABLE AS MILITARY SPECIFICATIONS SMD 5962-95600 SMD 5962-95613 MIL-STD-883 FEATURES Ultra High Speed Asynchronous Operation Fully Static, No
More informationDocument Title 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output. Rev. No. History Issue Date Remark
12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Document Title 12K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History
More informationR1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar
4M High Speed SRAM (256-kword 16-bit) REJ03C0107-0100Z Rev. 1.00 Mar.12.2004 Description The R1RW0416D is a 4-Mbit high speed static RAM organized 256-kword 16-bit. It has realized high speed access time
More informationISSI IS61SP K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004
64K x 64 SYNCHRONOUS PIPELINE STATIC RAM JANUARY 2004 FEATURES Fast access time: 117, 100 MHz Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationSRAM with ZBT Feature, Burst Counter and Pipelined Outputs
128K x 36, 3.3V Synchronous IDT71V546S/XS SRAM with ZBT Feature, Burst Counter and Pipelined Outputs Features 128K x 36 memory configuration, pipelined outputs Supports high performance system speed -
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More informationSRAM with ZBT Feature Burst Counter and Pipelined Outputs
128K x 36, 3.3V Synchronous IDT71V546S SRAM with ZBT Feature Burst Counter and Pipelined Outputs Features 128K x 36 memory configuration, pipelined outputs Supports high performance system speed - 133
More informationPYA28C16 2K X 8 EEPROM FEATURES PIN CONFIGURATIONS DESCRIPTION FUNCTIONAL BLOCK DIAGRAM. Access Times of 150, 200, 250 and 350ns
PYA28C16 2K X 8 EEPROM FEATURES Access Times of 150, 200, 250 and 350ns Single 5V±10% Power Supply Fast Byte Write (200µs or 1 ms) Low Power CMOS: - 60 ma Active Current - 150 µa Standby Current Endurance:
More informationICS reserves the right to make changes in the device data identified in
ICS reserves the right to make changes in the device data identified in 查询 ICS1523 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 S PIN NO. 1 VDDD 2 VSSD 3 SDA 4 SCL 5 PDEN 6 EXTFB 7 HSYNC PIN NAME 8 EXTFIL 9 XFILRET
More information64K x 18 Synchronous Burst RAM Pipelined Output
298A Features Fast access times: 5, 6, 7, and 8 ns Fast clock speed: 100, 83, 66, and 50 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 5 and 6 ns Optimal for performance (two cycle
More informationHM514400B/BL Series HM514400C/CL Series
ADE-203-269A (Z) HM514400B/BL Series HM514400C/CL Series 1,048,576-word 4-bit Dynamic Random Access Memory Rev. 1.0 Nov. 29, 1994 The Hitachi HM514400B/BL, HM514400C/CL are CMOS dynamic RAM organized 1,048,576-
More informationDATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More information16-Mbit (1M x 16) Pseudo Static RAM
16-Mbit (1M x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 3 ma @ f = 1 MHz Typical active current: 13
More information8-Mbit (512K x 16) Pseudo Static RAM
8-Mbit (512K x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 2 ma @ f = 1 MHz Typical active current:
More information1-Mbit (128K x 8) Static RAM
1-Mbit (128K x 8) Static RAM Features Very high speed: 45 ns Temperature ranges Industrial: 40 C to +85 C Automotive-A: 40 C to +85 C Automotive-E: 40 C to +125 C Voltage range: 4.5V 5.5V Pin compatible
More informationNTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset
NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP
More informationRadHard-by-Design Analog RHD8544
RadHard-by-Design Analog RHD8544 Dual 16-Channel Analog Multiplexer Datasheet Cobham.com/HiRel May 9, 2017 The most important thing we build is trust FEATURES 32 Channels provided by two independent 16-channel
More information5V 1M 16 CMOS DRAM (fast-page mode) DQ16 DQ15 DQ14 DQ13 RAS DQ12 DQ11 DQ10 DQ9 OE WE UCAS LCAS LCAS UCAS OE A9 A8 A7 A6 A5 A4
August 2001 AS4C1M16F5 5V 1M 16 CMOS DRAM (fast-page mode) Features Organization: 1,048,576 words 16 bits High speed - 45/50/60 ns access time - 20/20/25 ns fast page cycle time - 10/12/15 ns CAS access
More informationSRAM AS5C K x 8 SRAM SRAM MEMORY ARRAY. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION
512K x 8 MMORY ARRAY AVAIAB AS MIITARY SPCIFICATION SMD 5962-95600 SMD 5962-95613 MI STD-883 FATURS High Speed: 12, 15, 17, 20, 25, 35 and 45ns High-performance, low power military grade device Single
More information256K x 36, 512K x V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs IDT71V65602/Z IDT71V65802/Z Features 256K x 36, 512K x 18 memory configuratio Supports high performance system
More informationMM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
More informationUNISONIC TECHNOLOGIES CO., LTD U74HC14
UNISONIC TECHNOLOGIES CO., LTD U74HC14 HIGH-SPEED CMOS LOGIC HEX INVERTING SCHMITT TRIGGER DESCRIPTION The UTC U74HC14 each contain six inverting Schmitt triggers in one package. Each of them perform the
More information2 Input NAND Gate L74VHC1G00
Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
More informationDQ0 DQ1 NC NC NC NC WE# RAS# A0 A1 A2 A3 A4 A5
DRAM MT4LC16M4G3, MT4LC16M4H9 For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/mti/msp/html/datasheet.html FEATURES Single +3.3 ±0.3 power supply Industry-standard x4
More informationNTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register
NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package
More information4-Mbit (256K x 16) Static RAM
4-Mbit (256K x 16) Static RAM Features Temperature Ranges Industrial: 40 C to +85 C Automotive-A: 40 C to +85 C Automotive-E: 40 C to +125 C Very high speed: 45 ns Wide voltage range: 2.20V 3.60V Pin-compatible
More informationLH NMOS 256K (256K 1) Dynamic RAM DESCRIPTION
LH2256 NMOS 256K (256K ) Dynamic RAM FEATURES 262,44 bit organization Access times: 00/20/50 ns (MAX.) Cycle times: 200/230/260 ns (MIN.) Page mode operation Power supply: +5 V ± 0% Power consumption:
More informationPO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2
DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS FEATURES:. Patented technology. Specified From 0 C to 12 C, C to 12 C. Operating frequency is faster than 600MHz. VCC Operates from 1.6V to 3.6V. Propagation
More information16-Mbit (1M x 16) Static RAM
16-Mbit (1M x 16) Static RAM Features Very high speed: 55 ns Wide voltage range: 1.65V 1.95V Ultra low active power Typical active current: 1.5 ma @ f = 1 MHz Typical active current: 15 ma @ f = f max
More informationINTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION
More information1-Mbit (64K x 16) Static RAM
1-Mbit (64K x 16) Static RAM Features Very high speed 55 ns Temperature Ranges Industrial: 40 C to 85 C Automotive: 40 C to 125 C Wide voltage range 2.2V - 3.6V Pin compatible with CY62126BV Ultra-low
More informationDual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
More informationPO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND
www.potatosemi.com FEATURES: Patented technology High signal -3db passing bandwidth at 1.2GHz Near-Zero propagation delay VCC = 1.65V to 3.6V Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V
M54HC133 M74HC133 13 INPUT NAND GATE. HIGH SPEED tpd = 13 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More information256M (16Mx16bit) Hynix SDRAM Memory
256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O 256M (16Mx16bit) Hynix SDRAM Memory Memory Cell Array - Organized as 4banks of 4,194,304 x 16 This document is a general product description and is subject
More information2-Mbit (128K x 16)Static RAM
2-Mbit (128K x 16)Static RAM Features Functional Description Pin-and function-compatible with CY7C1011CV33 High speed t AA = 10 ns Low active power I CC = 90 ma @ 10 ns (Industrial) Low CMOS standby power
More information256K x 36, 512K x V Synchronous ZBT SRAMs ZBT Feature 3.3V I/O, Burst Counter Pipelined Outputs
Features 256K x 36, 512K x 18 memory configuratio Supports high performance system speed - 150MHz (3.8 Clock-to-Data Access) ZBT TM Feature - No dead cycles between write and read cycles Internally synchronized
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
More informationMILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON
INCH-POUND 2 November 2005 SUPERSEDING MIL-M-38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON This specification is
More information512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide
512K x 32 Static RAM Features High speed t AA = 8 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs and
More informationCD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A
BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks
More informationLow Power Quint Exclusive OR/NOR Gate
100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-or/nor gate. The Function output is the wire-or of all five exclusive-or outputs. All inputs have
More information256K x 16 Static RAM CY7C1041BN. Features. Functional Description
256K x 16 Static RAM Features Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive-A: 40 C to 85 C High speed t AA = 15 ns Low active power 1540 mw (max.) Low CMOS standby power
More informationHN27C4096AHG/AHCC Series
262,144-word 16-bit CMOS UV Erasable and Programmable ROM ADE-203-247A(Z) Rev. 1.0 Apr. 4, 1997 Description HN27C4096AHG/AHCC is a 4-Mbit ultraviolet erasable and electrically programmable ROM, featuring
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationIS61NLP102436A/IS61NVP102436A IS61NLP204818A/IS61NVP204818A
IS61NLP102436/IS61NVP102436 IS61NLP204818/IS61NVP204818 1Mb x 36 and 2Mb x 18 36Mb, PIPELINE 'NO WIT' STTE BUS SRM FEBRURY 2012 FETURES 100 percent bus utilization No wait cycles between Read and Write
More informationMM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
More informationFEATURES OF 74F06A, 74F07A
7F0, 7F0A, 7F07, 7F07A FEATURES OF 7F0, 7F07 Open Collector output drive ma High speed V output termination voltage Symmetrical propagation delays FEATURES OF 7F0A, 7F07A Open Collector output drive ma
More informationMM74C912 6-Digit BCD Display Controller/Driver
6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data
More informationMICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.
INCH-POUND MIL-M-38510/301F 4 March 2004 SUPERSEDING MIL-M-38510/301E 14 February 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC
More informationMM74HC157 Quad 2-Input Multiplexer
Quad 2-Input Multiplexer General Description The MM74HC157 high speed Quad 2-to-1 Line data selector/multiplexers utilizes advanced silicon-gate CMOS technology. It possesses the high noise immunity and
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.
M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE). HIGH SPEED tpd = 24 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT
More information256M (16Mx16bit) Hynix SDRAM Memory
256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O 256M (16Mx16bit) Hynix SDRAM Memory Memory Cell Array - Organized as 4banks of 4,194,304 x 16 This document is a general product description and is subject
More informationI/O 8 I/O 15 A13 A 14 BHE WE CE OE BLE
256K x 16 Static RAM Features High speed t AA = 12 ns Low active power 1540 mw (max.) Low CMOS standby power (L version) 2.75 mw (max.) 2.0V Data Retention (400 µw at 2.0V retention) Automatic power-down
More informationNC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output
May 1998 Revised October 2004 NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output General Description The NC7SZ374 is a single positive edge-triggered D-type CMOS Flip-Flop with 3-STATE output
More informationDS Tap Silicon Delay Line FEATURES PIN ASSIGNMENT. PIN DESCRIPTION TAP 1 TAP 5 TAP Output Number +5 Volts
DS00 -Tap Silicon Delay Line FEATURES All-silicon time delay taps equally spaced Delay tolerance ± ns or ±%, whichever is greater Stable and precise over temperature and voltage range Leading and trailing
More informationMM74HC374 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationMM74HC373 3-STATE Octal D-Type Latch
3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationMM74HC151 8-Channel Digital Multiplexer
8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation
More information