And device degradation. Slide 1
|
|
- Drusilla Dorsey
- 5 years ago
- Views:
Transcription
1 And device degradation Slide 1
2 Z. Guo, ISSSCC 2018 Inter-die Variation & Cell Failures
3 Failures in SRAM Array Overall Cell Failure: [ ] P = P Fail = P A! R! W! H F F F F F P MEM Redundant Columns PASS AF FAIL RF P F WF HF 1-P F P F P COL P COL : Probability that any of the cells in a column fail P COL = 1 (1 P ) F N ROW
4 Transistor Sizing Failure Probability (Log) Failure Probability (Log) Width of Pull-Up Transistor (nm) Width of Pull-Down Transistor (nm) Failure Probability (Log) Width of Access Transistor (nm) = Read Vt Failure i Vt Write Failure Access Failure Cell Failure 0 L MIN i W LW MIN i Slide contributed by K. Roy, Purdue
5 Impact of Redundancy on Memory Failure Actual Col. Red. Col. Failure Probability svt P MEM svt Total Area=Const. Cell Failure Larger redundancy Redundant Col / Total Col. [%] (1) more column to replace (less memory failure). (2) smaller cell area (larger cell failure).
6 Question q Array redundancy a) Improves cell stability b) Degrades cell performance (i.e increases read and write times) c) Does not require any change to cell peripheral circuits d) Row redundancy is better than column redundancy Slide 6
7 Example: Multi-VCC for SRAM Cell V2 (V) V_WL-V_Cell = 0V V_WL-V_Cell - = -0.1V - V_WL-V_Cell = -0.2V Cell write margin (normalized) Improved Write Margin V1 /(V) V_WL V_Cell (V) Create differential voltage between WL and Cell to decouple the Read & Write Write: V_WL > V_Cell Read: V_WL < V_Cell Source: K. Zhang et. al. ISSCC 2005
8 Dynamic Circuit Techniques for Variation Tolerant SRAM V WL = V DD + D Higher V WL => V cell = V DD - D Lower V WL => V WL Read lower V read (weak AX) Write Strong AX helps discharge AXL 1 PL NL PR NR 0 AXR V cs Higher V cs => lower V read (strong PD) Lower V cs => Weak PUP Higher V trip V BL = 0 - D V BL = 0 V BR =V DD V BL Weak impact Negative V BL for 0 => strong AX helps discharge
9 Example: Dual-Vcc based Dynamic Circuit Techniques VCC MUX WL cell cell cell cell cell VCC_SRAM WL BI MUX VCC MUX VCC_hi VCC_lo cell cell cell cell cell W R R R MUX (8:1) MUX MUX MUX MUX MUX VCC_Select VCC_Hi VCC_Lo Dynamic VCC MUX is integrated into subarray VCC selection is along column direction to decouple the Read & Write Source: K. Zhang et. al. ISSCC 2005
10 Negative Bit Line Scheme Conventional This Scheme BL WL, PCHG BR BL BR BIT_EN & WL, NSEL PCHG ~ C boost /C BL BL BR cell P1 P2 C boost WR PCHG BIT_EN BIT_EN generating block CS Vin C boost NSEL NSEL V BL N BL,P BL N BR,P BR C BL DB= 1 D= 0 Source: S. Mukhopadhyay, R. Rao et. al, TVLSI 2009
11 Effectiveness Considerations: Writability improvement Norm. write fail prob Fast Monte-Carlo simulations for 45nm PD/SOI V cell = V DD - D V WL = V DD + D V BL = - D V BL = - D V cell = V DD - D change in terminal voltage (D) [mv] Various dynamic schemes have different effectiveness in improving writability for similar read stability Higher V WL is most effective Source: S. Mukhopadhyay, R. Rao et. al, TVLSI 2009
12 Impact on Active Data-Retention V cell = V DD - D Fail probabilities are normalized to write fail prob. at nominal condition WL 2 = 0 Sel. col. -D V DD Active dataretention fails DC-NBL Lower V cell Column based read-write control adversely impact the active data-retention failures DC negative bitline has higher active data-retention failures Tran-NBL and lower V cs have comparable failure rates Source: S. Mukhopadhyay, R. Rao et. al, TVLSI 2009
13 Dynamic Circuit Techniques for Variation Tolerant SRAM V WL = V DD + D Higher V WL => V cell = V DD - D Lower V WL => V WL Read lower V read (weak AX) Write Strong AX helps discharge AXL 1 PL NL PR NR 0 AXR V cs Higher V cs => lower V read (strong PD) Lower V cs => Weak PUP Higher V trip V BL = 0 - D V BL = 0 V BR =V DD V BL Weak impact Negative V BL for 0 => strong AX helps discharge
14 Implementation Consideration: Half-Select Stability WL 1 =V DD + D WL 2 = 0 V cell = V DD - D Sel. col. V DD Half-sel col. -D V DD V DD V DD Higher V WL - Row-based scheme - Degrades half-select read stability of the unselected columns Lower V cell or negative bit-line + Column-based scheme + Half-select read stability remains same
15 Assist Methods
16
17 Question q Of the various assist methods a) Negative bit line scheme does not help 8-T sram cell b) Word line under drive does not help 8-T sram cell c) Word line over drive does not help 7-T conditionally decoupled sram cell d) VCDL does not help any kind of assymetric sram cell Slide 17
18 High Performance vs Dense Cells W_PG W_PU W_PD AXL PR NR High-Performance and READ stable W PD >> W PG for READ stability Low READ access time Large cell footprint NL PL AXR Less RDF induced V T fluctuation in PD Microprocessors etc. W_PD W_PU W_PG AXL PR NR Dense and WRITE stable W PD ~ W PG for WRITE stability Large READ access time AXR Small cell footprint NL PL Large RDF induced V T fluctuation in PD Dense applications PDA etc. W_PD1 (A. Bansal, IRPS 2009)
19 Block Diagram 2 m bits A 0 A 1 WL[0] Precharge Circuit Row Decoder CELL 2 n 2 n x 2 m cell CELL WL[2 n -1] A n CELL CELL BL 0 BLB 0 BL 2 m -1 BLB 2 m -1 A n A n+m-1 Column Decoder Sense Amplifier & Write Driver Blocks Block Decoder Address Address Buffer Global Data Bus R/W CS Timing & Control Global Read/Write Slide 19
20 FET characteristics and BTI Threshold voltage (V T ) Current degradation approximately corresponds to V T degradation Known sensitivities PBTI is more sens. to Voltage V tlin (mv) NBTI is more sens. to AC fitting AC data temperature DC fitting Semi-empirical model (for both 10 NBTI and PBTI) -1 DC data DC sense2 Net Stress Time (sec) V = AV a b n T DC _ stress DDT t (without including recovery)
21 Recovery after stress *Ramey et. al., Intel, IRPS 2009 Ø Recovery happens when FET is OFF V T = after _ relax FRx VT DC _ stress Fraction Remaining FR = 1+ t t relax stress n 1 Ø In other words, if probability of 1 at the gate of an NFET is say P 1, then, duty_cycle = t stress tstress + t relax = P Ø Biggest benefits of recovery when duty_cycle < 95% 1 Fraction Remaining *Ramey et. al., Intel, IRPS 2009
22 FET stress-recovery Let s take an example of simple CMOS inverter 1 0 PFET OFF 0 1 PFET ON NFET ON NFET OFF PFET is relaxing: Gate-source HIGH and drain LOW NFET is stressed: Gate is HIGH and source-drain LOW PFET is stressed: Gate is LOW and source-drain HIGH NFET is relaxing: Gate-source LOW and drain HIGH - If a FET is ON, it s stressed (for both NFET and PFET) - If a FET is OFF, it s relaxed (for both NFET and PFET)
23 FET stress-recovery For other circuit types say transmission gate PFET ON 0 PFET OFF Either 1 or 0 Either 1 or 0 NFET ON 1 NFET OFF 0 - Both the FETs are either ON or OFF together - Source-drain voltages during relaxation depends on other circuit blocks on left and right - e.g., negative gate-drain or gate-source voltage in NFET may speed up recovery (also true for inverter on previous slide)
24 Static or DC stress Nature of Stresses/recovery FETs are in the same voltage bias condition during the USAGE PFET ON NBTI ΔVT t PBTI NFET ON PBTI ΔVT NBTI Examples: t SRAM cells storing the same data for long time Circuit paths not used for long time but powered on Word line drivers, local and global eval circuits
25 Nature of Stresses/recovery Alternating or AC stress FETs turn ON (stress) and OFF (recover) during the USAGE It s composed of several DC stress and recovery conditions Durations of stress and recovery depend on nature of program running and typically can not be estimated ΔVT PBTI t ΔVT NBTI Examples: SRAM cells frequently changing the stored data Logic circuit paths doing computations t
26 Question q The bias temperature instability device degradation in a circuit can be reduced by a) Using assymmetric transistors since they will degrade at different rates b) Avoiding pass gates in the design and always using transmission gates c) Increasing the supply voltage of the circuit d) Ensuring that all nodes in a circuit switch every N cycles Slide 26
27 Timing Failure due to BTI t FlipFlop
28 BL SRAM Operating Mode: READ V DD 1 1 PL PR AXL 0 V L V R 1 NBTI AXR BR BL and BR are pre-charged to VDD and then left hanging Voltage WL BL V L DV WL 1 NL NR Sense-Amp fires Time PBTI Access FETs (AXL & AXR) are ON for short duration while cell is accessed => assumed negligible degradation The data stored should not flip during READ => NL (NR) should be stronger than AXL (AXR): PBTI can make NL weak (bad!) Sufficient DV to fire SA should be developed while WL = 1 => AXL-NL should fast discharge BL: Weak NL will slow discharge (bad!) (A. Bansal, MicroReliability 2009)
29 BL SRAM Operating Mode: WRITE NBTI V DD BR BL and BR are FIXED to data WL 1 PL PR L 0 AXL 1 0 AXR 1 R Voltage R L WL 1 NL NR PBTI Time Weak cross-coupled inverters (NL-PL and NR-PR) are good for writing The data stored must flip during WRITE => AXL (AXR) should be stronger than PL (NR) NBTI (PBTI) can make PL (NR) weak (good!) Data should flip while WL = 1 => WL pulse width increased (good) (A. Bansal, MicroReliability 2009)
30 Static and Alternating Stress 1 BL V DD NBTI BR 1 BL 1 V DD NBTI BR 1 1 WL PBTI 0 V L 1 V R Static Stress Cell is storing same data for long time => asymmetric May be READ multiple times but not flipped DVt for static stress larger than alternating stress (no recovery) READ gradually becomes unstable Increases READ access time 1 WL PBTI 0 V L 1 V R Alternating Stress Cell is regularly flipped => symmetric Equal time/relaxation for storing 1 and 0 to maintain symmetry DVt for same usage is less (low power-on time) β-ratio between pull-down and pass-gate FETs varies => PD weakens and READ fail increases Increases READ access time ØTypically all cells in between Static to Alternating stress (A. Bansal, MicroReliability 2009)
High-Performance SRAM Design
High-Performance SRAM Design Rahul Rao IBM Systems and Technology Group Exercise RWL WWL READ Path RWL WBL WBLb RBL WWL READ Path WBL WBLb RBL Worst case read condition : Worst case Bitline Leakage when
More informationMicroelectronics Reliability
Microelectronics Reliability 49 (2009) 642 649 Contents lists available at ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Impacts of NBTI and PBTI on SRAM
More informationEE141-Fall 2011 Digital Integrated Circuits
EE4-Fall 20 Digital Integrated Circuits Lecture 5 Memory decoders Administrative Stuff Homework #6 due today Project posted Phase due next Friday Project done in pairs 2 Last Lecture Last lecture Logical
More information! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 3, 8 Memory: Core Cells Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery Penn ESE 57 Spring 8 - Khanna
More informationSelf-Repairing and Self-Calibration: A Design/Test Strategy for Nano-scale CMOS
Self-Repairing and Self-Calibration: A Design/Test Strategy for Nano-scale CMOS Kaushik Roy S. Mukhopadhyay, H. Mahmoodi, A. Raychowdhury, Chris Kim, S. Ghosh, K. Kang School of Electrical and Computer
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationCountermeasures against NBTI degradation on 6T-SRAM cells
Adv. Radio Sci., 9, 255 261, 2011 doi:10.5194/ars-9-255-2011 Author(s) 2011. CC Attribution 3.0 License. Advances in Radio Science Countermeasures against NBTI degradation on 6T-SRAM cells E. Glocker,
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationSemiconductor memories
Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 21: April 4, 2017 Memory Overview, Memory Core Cells Penn ESE 570 Spring 2017 Khanna Today! Memory " Classification " ROM Memories " RAM Memory
More informationLecture 24. CMOS Logic Gates and Digital VLSI II
ecture 24 CMOS ogic Gates and Digital VSI II In this lecture you will learn: Static CMOS ogic Gates FET Scaling CMOS Memory, SRM and DRM CMOS atches, and Registers (Flip-Flops) Clocked CMOS CCDs CMOS ogic:
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationSemiconductor Memory Classification
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH
More informationWARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays
WARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays Mahadevan Gomathisankaran Iowa State University gmdev@iastate.edu Akhilesh Tyagi Iowa State University tyagi@iastate.edu ➀ Introduction
More informationEE241 - Spring 2000 Advanced Digital Integrated Circuits. References
EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 26 Memory References Rabaey, Digital Integrated Circuits Memory Design and Evolution, VLSI Circuits Short Course, 1998.» Gillingham, Evolution
More informationECE520 VLSI Design. Lecture 23: SRAM & DRAM Memories. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 23: SRAM & DRAM Memories Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationCMOS Inverter. Performance Scaling
Announcements Exam #2 regrade requests due today. Homework #8 due today. Final Exam: Th June 12, 8:30 10:20am, CMU 120 (extension to 11:20am requested). Grades available for viewing via Catalyst. CMOS
More informationChapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory
SRAM Design Chapter Overview Classification Architectures The Core Periphery Reliability Semiconductor Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable
More informationSemiconductor Memories
!"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationLecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995
Lecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995 RHK.F95 1 Technology Trends: Microprocessor Capacity 100000000 10000000 Pentium Transistors 1000000
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationC.K. Ken Yang UCLA Courtesy of MAH EE 215B
Decoders: Logical Effort Applied C.K. Ken Yang UCLA yang@ee.ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 6.2.2 (Ratio-ed logic) W&H 6.2.2 Overview We have now gone through the basics of decoders,
More informationDynamic Combinational Circuits. Dynamic Logic
Dynamic Combinational Circuits Dynamic circuits Charge sharing, charge redistribution Domino logic np-cmos (zipper CMOS) Krish Chakrabarty 1 Dynamic Logic Dynamic gates use a clocked pmos pullup Two modes:
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationRESP: A Robust Physical Unclonable Function Retrofitted into Embedded SRAM Array
RESP: A Robust Physical Unclonable Function Retrofitted into Embedded SRAM Array Yu Zheng, Maryam S. Hashemian and Swarup Bhunia Case Western Reserve University, Department of EECS, Cleveland, Ohio, 44106
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edge-triggered Registers L13 Memory 1 General Table Lookup Synthesis
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationLow Leakage L SRAM Design in Deep Submicron Technologies
Low Leakage L SRAM Design in Deep Submicron Technologies Behnam Amelifard, Farzan Fallah, and Massoud Pedram Univ. of Southern California Los Angeles CA USA Jan25 25, 28 Presentation at SNU Outline Introduction
More informationLecture 16: Circuit Pitfalls
Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout
More informationSemiconductor Memories
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 Chapter Overview Memory Classification Memory Architectures
More informationECE251. VLSI System Design
ECE251. VLSI System Design Project 4 SRAM Cell and Memory Array Operation Area Memory core 4661 mm 2 (256bit) Row Decoder 204.7 mm 2 Collumn Decoder Overall Design Predecoder 156.1 mm 2 Mux 629.2 mm 2
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic
More informationName: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Final Tuesday, December 15 Problem weightings
More informationEECS150 - Digital Design Lecture 26 - Faults and Error Correction. Types of Faults in Digital Designs
EECS150 - Digital Design Lecture 26 - Faults and Error Correction April 25, 2013 John Wawrzynek 1 Types of Faults in Digital Designs Design Bugs (function, timing, power draw) detected and corrected at
More informationLecture 16: Circuit Pitfalls
Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationF14 Memory Circuits. Lars Ohlsson
Lars Ohlsson 2018-10-18 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM
More informationSemiconductor Memories
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 Chapter Overview Memory Classification Memory Architectures
More informationEE241 - Spring 2003 Advanced Digital Integrated Circuits
EE241 - Spring 2003 Advanced Digital Integrated Circuits Lecture 16 Energy-Recovery Circuits SOI Technology and Circuits Optimal EDP Contours 1 Leakage and Switching ELk 2 = ESw Opt L ln d K tech α avg
More informationMemory Trend. Memory Architectures The Memory Core Periphery
Semiconductor Memories: an Introduction ti Talk Overview Memory Trend Memory Classification Memory Architectures The Memory Core Periphery Reliability Semiconductor Memory Trends (up to the 90 s) Memory
More informationRandom Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.
DRAM & SRAM Design Random Access Memory Volatile memory Random access is possible if you know the address DRAM DRAM Dynamic Random Access Memory SRAM Static Random Access Memory SRAM Cell Structure Power
More informationSemiconductor Memories
Introduction Classification of Memory Devices "Combinational Logic" Read Write Memories Non Volatile RWM Read Only Memory Random Access Non-Random Access Static RAM FIFO Dynamic RAM LIFO Shift Register
More informationDelay and Energy Consumption Analysis of Conventional SRAM
World Academy of Science, Engineering and Technology 13 8 Delay and Energy Consumption Analysis of Conventional SAM Arash Azizi-Mazreah, Mohammad T. Manzuri Shalmani, Hamid Barati, and Ali Barati Abstract
More informationSRAM Cell, Noise Margin, and Noise
SRAM Cell, Noise Margin, and Noise C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of MAH and BAW 1 Overview Reading Rabaey 5.3 W&H 2.5 Background Reading a memory cell can disturb its value. In addition,
More informationCSE493/593. Designing for Low Power
CSE493/593 Designing for Low Power Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.].1 Why Power Matters Packaging costs Power supply rail design Chip and system
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationMODULE 5 Chapter 7. Clocked Storage Elements
MODULE 5 Chapter 7 Clocked Storage Elements 3/9/2015 1 Outline Background Clocked Storage Elements Timing, terminology, classification Static CSEs Latches Registers Dynamic CSEs Latches Registers 3/9/2015
More informationBit Line Coupling Memory Tests for Single-Cell Fails in SRAMs
Bit Line Coupling Memory Tests for Single-Cell Fails in SRAMs Sandra Irobi Zaid Al-Ars Said Hamdioui {i.s.irobi, z.al-ars, s.hamdioui}@tudelft.nl CE Laboratory, EEMCS faculty, Delft University of Technology,
More informationNegative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ
Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues
More informationStatistical Analysis of BTI in the Presence of Processinduced Voltage and Temperature Variations
Statistical Analysis of BTI in the Presence of Processinduced Voltage and Temperature Variations Farshad Firouzi, Saman Kiamehr, Mehdi. B. Tahoori INSTITUTE OF COMPUTER ENGINEERING (ITEC) CHAIR FOR DEPENDABLE
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay s CSE477 slides
More informationLast Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8
EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationIntroduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison
Introduction to Computer Engineering CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison Chapter 3 Digital Logic Structures Slides based on set prepared by
More informationAnnouncements. EE141-Spring 2007 Digital Integrated Circuits. CMOS SRAM Analysis (Read/Write) Class Material. Layout. Read Static Noise Margin
Vo l ta ge ri s e [ V] EE-Spring 7 Digital Integrated ircuits Lecture SRM Project Launch nnouncements No new labs next week and week after Use labs to work on project Homework #6 due Fr. pm Project updated
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationAnalysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor
Microelectronics Journal 34 (003) 855 863 www.elsevier.com/locate/mejo Analysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor Shang-Ming Wang*, Ching-Yuan Wu Institute
More informationChapter 7. Sequential Circuits Registers, Counters, RAM
Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage
More informationEECS 427 Lecture 11: Power and Energy Reading: EECS 427 F09 Lecture Reminders
EECS 47 Lecture 11: Power and Energy Reading: 5.55 [Adapted from Irwin and Narayanan] 1 Reminders CAD5 is due Wednesday 10/8 You can submit it by Thursday 10/9 at noon Lecture on 11/ will be taught by
More informationE40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1
E40M Binary Numbers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 5 in the reader A&L 5.6 M. Horowitz, J. Plummer, R. Howe 2 Useless Box Lab Project #2 Adding a computer to the Useless Box alows us
More informationChapter 9. Estimating circuit speed. 9.1 Counting gate delays
Chapter 9 Estimating circuit speed 9.1 Counting gate delays The simplest method for estimating the speed of a VLSI circuit is to count the number of VLSI logic gates that the input signals must propagate
More informationDynamic Combinational Circuits. Dynamic Logic
Dynamic Combinational Circuits Dynamic circuits Charge sharing, charge redistribution Domino logic np-cmos (zipper CMOS) Krish Chakrabarty 1 Dynamic Logic Dynamic gates use a clocked pmos pullup Two modes:
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationDigital Integrated Circuits 2nd Inverter
Digital Integrated Circuits The Inverter The CMOS Inverter V DD Analysis Inverter complex gate Cost V in V out complexity & Area Integrity and robustness C L Static behavior Performance Dynamic response
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More information3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationA Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis
ASP-DAC 2014 A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis Yang Song, Sai Manoj P. D. and Hao Yu School of Electrical and Electronic Engineering, Nanyang
More informationA 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology
A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology M. Kim 1, J. Kim 1, G. Park 1, L. Everson 1, H. Kim 1, S. Song 1,2,
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationLecture 23. CMOS Logic Gates and Digital VLSI I
ecture 3 CMOS ogic Gates and Digital SI I In this lecture you will learn: Digital ogic The CMOS Inverter Charge and Discharge Dynamics Power Dissipation Digital evels and Noise NFET Inverter Cut-off Saturation
More informationCOMP 103. Lecture 16. Dynamic Logic
COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03
More informationIntroduction to Computer Engineering. CS/ECE 252, Spring 2017 Rahul Nayar Computer Sciences Department University of Wisconsin Madison
Introduction to Computer Engineering CS/ECE 252, Spring 2017 Rahul Nayar Computer Sciences Department University of Wisconsin Madison Chapter 3 Digital Logic Structures Slides based on set prepared by
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationMoore s Law Technology Scaling and CMOS
Design Challenges in Digital High Performance Circuits Outline Manoj achdev Dept. of Electrical and Computer Engineering University of Waterloo Waterloo, Ontario, Canada Power truggle ummary Moore s Law
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 14: Designing for Low Power
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 14: Designing for Low Power [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp12 CMPEN
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic
More informationModeling and Analyzing NBTI in the Presence of Process Variation
Modeling and Analyzing NBTI in the Presence of Process Variation Taniya Siddiqua, Sudhanva Gurumurthi, Mircea R. Stan Dept. of Computer Science, Dept. of Electrical and Computer Engg., University of Virginia
More informationReliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance
Reliability Testing The purpose of reliability testing is to ensure that products are properly designed and assembled by subjecting them to stress conditions that accelerate potential failure mechanisms.
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationLecture 4: Implementing Logic in CMOS
Lecture 4: Implementing Logic in CMOS Mark Mcermott Electrical and Computer Engineering The University of Texas at ustin Review of emorgan s Theorem Recall that: () = + and = ( + ) (+) = and + = ( ) ()
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino
More informationImpact of RDF and RTS on the performance of SRAM cells
J Comput Electron (2010) 9: 122 127 DOI 10.1007/s10825-010-0340-9 Impact of RDF and RTS on the performance of SRAM cells Vinícius V.A. Camargo Nabil Ashraf Lucas Brusamarello Dragica Vasileska Gilson Wirth
More informationSemiconductor Memories. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Paolo Spirito
Semiconductor Memories Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Paolo Spirito Memory Classification Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random
More informationEECS150 - Digital Design Lecture 26 Faults and Error Correction. Recap
EECS150 - Digital Design Lecture 26 Faults and Error Correction Nov. 26, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof.
More information