Introduction to CMOS VLSI Design. Logical Effort B. Original Lecture by Jay Brockman. University of Notre Dame Fall 2008
|
|
- Frederick Samson Watkins
- 5 years ago
- Views:
Transcription
1 Introduction to CMOS VLSI Design Logical Effort Part B Original Lecture b Ja Brockman Universit of Notre Dame Fall 2008 Modified b Peter Kogge Fall 2010,2011,2015, 2018 Based on lecture slides b David Harris, Harve Mudd College Logical Effort B Slide 1 Review: Motivating Eample Ben Bitdiddle is the memor designer for the Motoroil 68W86, an embedded automotive processor. Help Ben design the decoder for a 1632 register file. [3:0] [3:0] 32 bits 16 Decoder specifications: Register File 16 word register file Each word is 32 bits wide Each file bit presents load of 3 unit-sized transistors Both true & complementar address inputs [3:0] available Each address input ma drive 10 unit-sized transistors Ben needs to decide: How man stages to use in decoder driver output buffers? How large should each gate be? How fast can decoder operate? 4:16 Decoder 16 words Slide 2 1
2 Review: Ideal Gate Dela Imagine ideal unit inverter (no parasitic diffusion capacitance & unit on resistance) driving identical inverter 2 X 2C 2C 2 R 2C 1 X 1C C 1 R C = 3RC = Ideal Inverter Dela Slide 3 Review: Linear Dela Model dela d = p + f = p + hg Prior dela had two parts p: Parasitic dela due to internal diffusion capacitance of gate 3RC for inverter Independent of load = sum of diffusion caps f: Effort dela due to load capacitance of gates being driven 3h RC when driving h unit inverters Proportional to total load capacitance = h*g if driving identical circuits (copies of itself) h = # of copies of gate (also called Fanout ) g = Logical Effort (function of gate compleit) 3RC for inverter Slide 4 2
3 Review: Normalized Linear Dela Remember 3RC = parasitic dela of unit inverter 3RC + 3hRC = dela if driving h inverter copies Normalized dela: divide dela b 3RC Measure of how much slower a circuit is than an inverter = 1 + h for inverter driving h identical inverters Slide 5 Determining Logical Effort Logical effort g: ratio of input capacitance of a gate to input capacitance of an inverter delivering the same output current (pullup/down resistance). Measured from dela vs. fanout plots Or estimate b counting transistor widths ND divide b 3 to normalize to unit inverter 2 Y 1 B Y B Y C in = 3 g = 3/3 C in = 4 g = 4/3 C in = 5 g = 5/3 Question: does g change if we scale all the transistors wided? Slide 6 3
4 Summar: (p.156) Number of inputs Gate Tpe N Inverter NND 4 2 4/ / /3 N+2 N (N+2)/3 NOR 5 2 5/ / /3 2N+1 N (2N+1)/3 TriState/mu N 2 XOR, XNOR 4 4,4 6 6,12,6 8 8,16,16,8 (,,z) = Input Cap, p, g ll inputs are not the same! Parasitic: dela driving 0 load (divided b 3RC) Logical effort: Input Cap of gate / Input Cap of inverter of same current Logical Effort CMOS VLSI Design Slide 7 d = f + p = gh + p Lets take our invertor: d = h + 1 p = 1 (-intercept) g = 1 (slope) Dela Plots Normalized Dela: d Electrical Effort: h = C out / C in Inverter g = 1 p = 1 d = h + 1 Effort Dela: f Parasitic Dela: p What does Normalized Dela mean to designer? Slide 8 4
5 d = f + p = gh + p 2 input NND Normalized Dela: d input NND Remember we normalize b unit inverter 3RC Inverter g = p = d = g = 1 p = 1 d = h Electrical Effort: h = C out / C in Slide 9 More 2 input NND d = f + p = gh + p Normalized Dela: d input NND Inverter g = 4/3 p = 2 d = (4/3)h + 2 g = 1 p = 1 d = h + 1 Effort Dela: f 1 0 Parasitic Dela: p Electrical Effort: h = C out / C in Slide 10 5
6 3 Input NND Slide 11 Eg: Ring Oscillator (p.158) Estimate the frequenc of an N-stage ring oscillator N odd Each Stage: Logical Effort: g = 1 Electrical Effort: h = 1 Parasitic Dela: p = 1 Stage Dela: d = (1 + h) = (1 + 1) = 2 Total dela: Nd = 2N (normalized) = 2Dτ (in seconds) Overall Frequenc: f osc = 1/(2Nτ) 31 stage ring oscillator 65nm process (3ps dela) = 2.7GHz 0.6 m process ~ 200 MHz Slide 12 6
7 Eample: FO4 Inverter Estimate the dela of a fanout-of-4 (FO4) inverter d Logical Effort: g = Electrical Effort: h = Parasitic Dela: p = Stage Dela: d = Slide 13 Eample: FO4 Inverter Estimate the dela of a fanout-of-4 (FO4) inverter d Logical Effort: g = 1 Electrical Effort: h = 4 Parasitic Dela: p = 1 Stage Dela: d = 5 The FO4 dela is approimatel 200 ps in 0.6 m process 60 ps in a 180 nm process f/3 ns in an f m process Slide 14 7
8 Drive (p.159) Most libraries have multiple versions of common gates Named <gate-tpe>_# Versions differ b size of transistors Denoted b # in name Called the gate version s drive Relative to unit inverter Drive = C in / g Thus dela = C out / + p Question: what s speed difference between nand2_1 nand2_3 Slide 15 (p. 160) (180 nm process) _1 dela driving h _1 inverters = *h*3. ps XL= Low Power Xi = drive of i = h ps Input cap Parasitic dela = ( )/2 = 20ps τ = 12.4ps p inv = 20ps = (20/12.4)τ = 1.6 in normalized terms verage ( )/2 = 3.ns/pf Slide 16 8
9 (p. 160) (180 nm process) Lets look at input Parasitic dela = ( )/2 = 25.4ps C in = 4.2fF K load = ( )/2 ns/pf = 3.69 ns/pf = 3.69 ps/ff t pd = *3.69*h ps = *h ps Normalizing b inverter 12.4ps p = 25.4/12.4 = 2.05 g = 15.5/12.4 = 1.25 versus 4/3 = 1.33 from model Input Cap Wh the difference? Slide 17 (p. 161) Limitations to Linear Dela Model Input & output slopes: not square Input arrival times: comple interactions when 2 or more inputs change at same time Velocit Saturation: We assume N transistors in series must be N times wider But series transistors see less velocit saturation & hence less resistance Voltage Dependencies: τ ~ V* V DD /(V DD V T ) α Gate/Source Dependencies: We assumed gate caps terminate on a fied rail In realit to middle of channel Bootstrapping: Transistors have gate to drain capacitance Causes input to output lifting Slide 18 9
10 Bootstrapping Real-world: some cap from gate to drain Slide 19 Dela in Multi-Stage Circuits Slide 20 10
11 Sample Multi Stage Circuit p=2 g=4/3 h=15/4 Table Lookup Wh? Slide 21 C 90 Number of inputs Gate Tpe N Inverter NND 4 2 4/ / /3 N+2 N (N+2)/3 NOR 5 2 5/ / /3 2N+1 N (2N+1)/3 TriState/mu N 2 XOR, XNOR 4 4,4 6 6,12,6 8 8,16,16,8 (,,z) = Input Cap, p, g B Scaling Transistors What if all transistors in gate G got wider b k? Denote as gate G(k) Parasitic dela of G(k): dela of unloaded gate Diffusion capacitance increases b k Resistance decreases b k Result: No change Effort dela: ratio of load cap to input cap If drive same # of G(k) as before, no change If drive same # of G(1) as before, decrease b 1/k If drive k times as man G(1), no change Result: fanout to tpe G(1) gates increases b k YOU CN DRIVE MORE GTES T SME SPEED! OR DRIVE SME GTES FSTER Slide 22 11
12 Design Question Given a signal path thru multiple gates Of different tpes nd different #s on each output How do we select transistor scale factors? nswer: analze/select input capacitance nd then adjust transistor scaling to give ou that value Slide 23 MultiStage Logic Networks (p. 163) Relative Input Capacitance (based on gate design & transistor size) FIG 4.29 g i = logical effort to drive a gate of tpe i = input cap/cap of inverter h i = fanout of gates of tpe i = load cap/input cap Slide 24 12
13 Question If dela thru one gate is p + hg, Can we simplif multistage to something like P+HG? Slide 25 Overall Dela dela thru circuit = dela(i) where dela(i) = dela thru i th stage of logic dela(i) = p i + h i * g i p i function onl of gate tpe at stage i g i function onl of gate tpe at stage i input cap/cap of inverter h i depends on connected gates at stage i+1 total load on output of gate i/input cap of gate i Thus dela = (p i + h i * g i ) = (p i ) + (h i * g i ) Clearl P = (p i ) Can we write (h i * g i ) as some H*G? Slide 26 13
14 (p. 164) Path Logical Effort Path Electrical Effort Path Effort Definitions G g i C H C out-path in-path F f gh i i i 10 g 1 = 1 h 1 = /10 g 2 = 5/3 h 2 = / g 3 = 4/3 h 3 = z/ z g 4 = 1 h 4 = 20/z 20 Question: Can we write F = GH? Slide 27 Can We State F =GH? Branch point No! Consider paths that branch: Not all load at one stage is on path to output Individual terms 5 g 1 = g 2 = 1 (inverters) h 1 = (15 +15) / 5 = 6 15 Output 90 h 2 = 90 / 15 = 6 Path Terms G = Πg i = 11 = 1 Question: What H = C out /C in = 90 / 5 = 18 did GH overlook? Thus GH = 18 Versus F = g 1 h 1 g 2 h 2 = 36 = 2GH!= GH Slide 28 14
15 Branching Effort Introduce Branching Effort B ccounts for signal branching between stages in path Con path b C B b i C on path off path h i BH Now we compute the Path Effort F = GBH Or dela = P + GBH Slide 29 Individual terms g 1 = g 2 = 1 (inverters) h 1 = (15 +15) / 5 = 6 h 2 = 90 / 15 = 6 b 1 = (15+15)/15 = 2 b 2 = 90/90 =1 Path Terms G = Πg i = 11 = 1 H = C out /C in = 90 / 5 = 18 B = 21 = 2 Thus GBH = 36 Versus F = g 1 h 1 g 2 h 2 = 36! Redo Slide 30 5 Branch point In this case: eact match 15
16 Designing Fast Multistage Circuits Slide 31 Designing Fast Circuits D d D P i F = f i + p i = P + F = P + GBH D is Path Dela P is Path Parasitic Dela - independent of widths F is Path Effort G = Πg i = Path Logical Effort ind. of width B = Branching Factor H = C outpath /C inpath = Path Electrical Effort To minimize f i when GBH is constant: MKE ECH STGE HVE SME EFFORT f^ For N stage circuit: f^ = (GBH) 1/N Minimum possible dela = P + Nf^!!!! Slide 32 16
17 How Do We Find Gate Sizes to Reach this Equal Effort? How wide should gates be for least dela? Tpicall C in of first gate is pre-specified Working backward from load, appl transformation to find input capacitance of each gate, given the load it drives. Use this for the load capacitance on previous stage Check work b verifing input cap spec i Then use input cap of each gate to size each gate ˆ Cout f gh g Cin gc i Cin i fˆ out i Slide 33 Eample: 3-stage path Select input capacitance and for least dela from to B, given capacitance on is 8C 8 Input cap speced at 8C: Min size NND gives Cin = 4C Thus scale widths 2X or n-tpe are 2X2 = 4 wide p-tpe are also 22 = 4 wide Slide 34 B 17
18 8 Compute f^ & Dela Logical Effort G = Electrical Effort H = Branching Effort B = Path Effort F = Best Stage Effort ˆf Parasitic Dela P = Dela D = B Slide 35 8 Compute f^ & Dela B Logical Effort G = (4/3)*(5/3)*(5/3) = 100/27 Electrical Effort H = /8 Branching Effort B = 3 * 2 = 6 Path Effort F = GBH = 125 Best Stage Effort f^ = 125 1/3 = 5 Parasitic Dela P = = 7 Dela D = Nf^ + P = 3*5 + 7 = 22 Slide 36 18
19 Work Backwards Work backward for sizes using C in[i] = C out[i]* g i /f^ = = 8 B Slide 37 Work Backwards Work backward for sizes using C in[i] = C out[i]* g i /f^ = * (5/3) / 5 = 15 8 B Logical Effort C CMOS VLSI Design Slide 38 19
20 Work Backwards Work backward for sizes using C in[i] = C out[i]* g i /f^ = * (5/3) / 5 = 15 = (15*2) * (5/3) / 5 = B Load = 30 Logical Effort C CMOS VLSI Design Slide 39 Work Backwards Work backward for sizes using C in[i] = C out[i]* g i /f^ = * (5/3) / 5 = 15 = (15*2) * (5/3) / 5 = 10 = ( )*(4/3)/5 = 8 ND IT CHECKS! Load = B Logical Effort C CMOS VLSI Design Slide 40 20
21 Size Last Gate Now size last stage: = 15 2 input NOR has unit input cap of 5 To get an input cap of 15=> widths 15/5 = 3X unit! => p-tpe are 3*4 = 12 wide => n-tpe are 3*1 = 3 wide 8 P: N: 3 B Slide 41 Size Middle Gate Now size 2 nd stage 3 input NND = 10; unit input cap of 5 => widths 10/5 = 2X unit! p:n ratio of 2:3 => p-tpe are 2*2 = 4 wide => n-tpe are 3*2 = 6 wide 8 P: 4 10 N: 6 P: 12 N: 3 15 B Slide 42 21
22 Size First Gate Now size 1st stage Cin = 8; 2 input NND has unit input cap of 4 => widths 8/4 = 2X unit! p:n ratio of 1:1 => p-tpe are 2*2 = 4 wide => n-tpe are 2*2 = 4 wide P: 4 N: P: 4 N: 6 P: N: 3 B Slide 43 Checking Dela Let s check dela d 1 = g 1 h 1 + p 1 = {( )/8}*(4/3) + 2 = 7 d 2 = g 2 h 2 + p 2 = {(15+15)/10}*(5/3) + 3 = 8 d 3 = g 3 h 3 + p 3 = {/15}*(5/3) + 2 = 7 dela = = 22 in 65nm process τ = 3ps, so circuit is 22*3 = 66ps P: 4 8 N: 4 P: 4 10 N: 6 P: 12 N: 3 15 B Slide 44 22
23 What If We Tr to Tweak? What if we made stage 2 even bigger (to be faster) d 2 = g 2 h 2 + p 2 = {(15+15)/15}*(5/3) + 3 = 6.3 (faster) but d 1 = g 1 h 1 + p 1 = {( )/8}*(4/3) + 2 = 9.5 (slower) and d 3 = g 3 h 3 + p 3 = {/15}*(5/3) + 2 = 7 (no change) dela = = 22.8 > 22 SLOWER CIRCUIT P: 4 8 N: 4 P: 6 15 N: 9 P: N: 3 B Slide Choosing Best # of Stages Man logic functions have multiple possible circuits (topologies) Goal: select topolog, est. dela, & size transistors We know in general NNDs better than NORs Gates with fewer inputs better than more inputs Tpical shortcut: estimate dela b # of stages ssuming constant gate dela and thus shorter paths are faster THIS IS NOT LWYS TRUE! Eg: dding inverters at end with increasing sizes can speed up circuit, esp. when high load Slide 46 23
24 Eample (p. 166) How man stages should a path use? Minimizing number of stages is not alwas fastest Eample: drive 64-bit datapath with unit inverter Each bit eqvt to unit inverter in load Initial Driver Datapath Load N: f: D: Slide 47 Best Number of Stages How man stages should a path use? Minimizing number of stages is not alwas fastest Eample: drive 64-bit datapath with unit inverter Initial Driver H = 64 G = 1 F = HG = 64 D = NF 1/N + P = N(64) 1/N + N Datapath Load N: f: D: Fastest Slide 48 24
25 General Derivation Consider adding inverters to end of n 1 stage path How man give least dela? 1 N n 1 D NF p N n p i1 i p 1ln 0 inv 1 inv D N N N F ln F F pinv 0 N 1 Define best stage effort F N Logic Block: n 1 Stages Path Effort F N - n 1 Etra Inverters N total stages with (N-n 1 ) Inverters do not change logical effort do add parasitic dela Slide 49 Best Stage Effort p 1ln 0 inv has no closed-form solution Neglecting parasitics (p inv = 0), we find = (e) For p inv = 1, solve numericall for = 3.59 gain, these ρ values are best logical effort per stage ^ when ou have N = log ρ F stages Slide 50 25
26 Sensitivit nalsis How sensitive is dela to using eactl the best 1.6 number of stages? 1.51 D(N) /D(N) (=6) ( =2.4) < < 6 gives dela within 15% of optimal We can be slopp! Book likes = N / N = actual N vs optimal N Slide 51 1 st Eample, Revisited Ben Bitdiddle is the memor designer for the Motoroil 68W86, an embedded automotive processor. Help Ben design the decoder for a register file. [3:0] [3:0] 32 bits 16 Decoder specifications: 16 word register file Each word is 32 bits wide Each bit presents load of 3 unit-sized transistors True and complementar address inputs [3:0] Each input ma drive 10 unit-sized transistors Ben needs to decide: How man stages to use? How large should each gate be? How fast can decoder operate? 4:16 Decoder Register File 16 words Slide 52 26
27 What Does This Mean? 16 word register file There are 16 separate row lines Branching factor of 16 at end Each word is 32 bits wide & each bit presents load of 3 unit-sized transistors The load on each row line is 32*3 = 96 True and complementar address inputs [3:0] n address input needed for onl 8 row lines Each input ma drive 10 unit-sized transistors Total input capacitance from 1 st stage gates on inputs = 10 Slide 53 Number of Stages Decoder effort is mainl electrical and branching Electrical Effort: H = (32*3) / 10 = 9.6 Branching Effort: B = 8 If we neglect logical effort (assume G = 1) Path Effort: F = GBH = 76.8 Number of Stages: N = log 4 F = 3.1 Tr a 3-stage design Slide 54 27
28 3 Stage Gate Sizes & Dela Logical Effort: G = 1 * 6/3 * 1 = 2 Path Effort: F = GBH = 2*8*9.6 =154 1/3 Stage Effort: f ˆ F 5.36 Path Dela: D3 fˆ Gate sizes: z = 96*1/5.36 = 18 = 18*2/5.36 = 6.7 [3] [3] [2] [2] [1] [1] [0] [0] Inverter=>NND=>Inverter z word[0] 96 units of wordline capacitance z word[15] Slide 55 Comparison Compare man alternatives with a spreadsheet Fastest Design N G P D NND4-INV NND2-NOR2 2 20/ INV-NND4-INV NND4-INV-INV-INV NND2-NOR2-INV-INV 4 20/ NND2-INV-NND2-INV 4 16/ INV-NND2-INV-NND2-INV 5 16/ NND2-INV-NND2-INV-INV-INV 6 16/ Slide 56 28
29 Review of Definitions Term Stage Path number of stages 1 N logical effort g G g i C C out out-path electrical effort h H Cin Cin-path Con-path Coff-path branching effort b C B b on-path i effort f gh F GBH effort dela f DF fi parasitic dela p P p i dela d f p D di DF P Slide 57 Method of Logical Effort 1) Compute path effort 2) Estimate best number of stages 3) Sketch path with N stages 4) Estimate least dela 5) Determine best stage effort 6) Find gate sizes F GBH N log 4 F 1 N D NF P fˆ F C ini 1 N gc i fˆ outi Slide 58 29
30 Limits of Logical Effort Chicken and egg problem Need path to compute G But don t know number of stages without G Simplistic dela model Neglects input rise time effects Interconnect Iteration required in designs with wire Maimum speed onl Not minimum area/power for constrained dela Slide 59 Summar Logical effort is useful for thinking of dela in circuits Numeric logical effort characterizes gates NNDs are faster than NORs in CMOS Paths are fastest when effort delas are ~4 Path dela is weakl sensitive to stages, sizes But using fewer stages doesn t mean faster paths Dela of path is about log 4 F FO4 inverter delas Inverters and NND2 best for driving large caps Provides language for discussing fast circuits But requires practice to master Slide 60 30
Introduction to CMOS VLSI Design. Lecture 5: Logical Effort. David Harris. Harvey Mudd College Spring Outline
Introduction to CMOS VLSI Design Lecture 5: Logical Effort David Harris Harve Mudd College Spring 00 Outline Introduction Dela in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages
More informationEE 447 VLSI Design. Lecture 5: Logical Effort
EE 447 VLSI Design Lecture 5: Logical Effort Outline Introduction Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary EE 4475: VLSI Logical Design Effort
More informationLecture 6: Logical Effort
Lecture 6: Logical Effort Outline Logical Effort Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary Introduction Chip designers face a bewildering array
More informationECE429 Introduction to VLSI Design
ECE429 Introduction to VLSI Design Lecture 5: LOGICAL EFFORT Erdal Oruklu Illinois Institute of Technology Some of these slides have been adapted from the slides provided by David Harris, Harvey Mudd College
More informationVLSI Design, Fall Logical Effort. Jacob Abraham
6. Logical Effort 6. Logical Effort Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 207 September 20, 207 ECE Department, University of
More informationLogical Effort: Designing for Speed on the Back of an Envelope David Harris Harvey Mudd College Claremont, CA
Logical Effort: Designing for Speed on the Back of an Envelope David Harris David_Harris@hmc.edu Harvey Mudd College Claremont, CA Outline o Introduction o Delay in a Logic Gate o Multi-stage Logic Networks
More informationLecture 8: Combinational Circuit Design
Lecture 8: Combinational Circuit Design Mark McDermott Electrical and Computer Engineering The University of Texas at ustin 9/5/8 Verilog to Gates module mux(input s, d0, d, output y); assign y = s? d
More informationLogical Effort. Sizing Transistors for Speed. Estimating Delays
Logical Effort Sizing Transistors for Speed Estimating Delays Would be nice to have a back of the envelope method for sizing gates for speed Logical Effort Book by Sutherland, Sproull, Harris Chapter 1
More informationLecture 8: Logic Effort and Combinational Circuit Design
Lecture 8: Logic Effort and Combinational Circuit Design Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q Logical Effort q Delay in a Logic Gate
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay
More informationLogic effort and gate sizing
EEN454 Dgtal Integrated rcut Desgn Logc effort and gate szng EEN 454 Introducton hp desgners face a bewlderng arra of choces What s the best crcut topolog for a functon? How man stages of logc gve least
More informationEstimating Delays. Gate Delay Model. Gate Delay. Effort Delay. Computing Logical Effort. Logical Effort
Estmatng Delas Would be nce to have a back of the envelope method for szng gates for speed Logcal Effort ook b Sutherland, Sproull, Harrs Chapter s on our web page Gate Dela Model Frst, normalze a model
More information7. Combinational Circuits
7. Combinational Circuits Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 25, 2017 ECE Department, University of Texas
More informationLecture 8: Combinational Circuits
Introduction to CMOS VLSI Design Lecture 8: Combinational Circuits David Harris Harvey Mudd College Spring 00 Outline ubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates
More informationLecture 5. Logical Effort Using LE on a Decoder
Lecture 5 Logical Effort Using LE on a Decoder Mark Horowitz Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 00 by Mark Horowitz Overview Reading Harris, Logical Effort
More informationLecture 8: Combinational Circuits
Introduction to CMOS VLSI Design Lecture 8: Combinational Circuits David Harris Harvey Mudd College Spring 004 Outline ubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates
More informationLecture 9: Combinational Circuits
Introduction to CMOS VLSI Design Lecture 9: Combinational Circuits David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q ubble Pushing q Compound Gates
More informationLogic Gate Sizing. The method of logical effort. João Canas Ferreira. March University of Porto Faculty of Engineering
Logic Gate Sizing The method of logical effort João Canas Ferreira University of Porto Faculty of Engineering March 016 Topics 1 Modeling CMOS Gates Chain of logic gates João Canas Ferreira (FEUP) Logic
More informationEE M216A.:. Fall Lecture 5. Logical Effort. Prof. Dejan Marković
EE M26A.:. Fall 200 Lecture 5 Logical Effort Prof. Dejan Marković ee26a@gmail.com Logical Effort Recap Normalized delay d = g h + p g is the logical effort of the gate g = C IN /C INV Inverter is sized
More informationLecture 7: Multistage Logic Networks. Best Number of Stages
Lecture 7: Multstage Logc Networks Multstage Logc Networks (cont. from Lec 06) Examples Readng: Ch. Best Number of Stages How many stages should a path use? Mnmzng number of stages s not always fastest
More informationInterconnect (2) Buffering Techniques. Logical Effort
Interconnect (2) Buffering Techniques. Logical Effort Lecture 14 18-322 Fall 2002 Textbook: [Sections 4.2.1, 8.2.3] A few announcements! M1 is almost over: The check-off is due today (by 9:30PM) Students
More informationC.K. Ken Yang UCLA Courtesy of MAH EE 215B
Decoders: Logical Effort Applied C.K. Ken Yang UCLA yang@ee.ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 6.2.2 (Ratio-ed logic) W&H 6.2.2 Overview We have now gone through the basics of decoders,
More informationLecture 9: Combinational Circuit Design
Lecture 9: Combinational Circuit Design Outline Bubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates Skewed Gates Best P/N ratio 0: Combinational Circuits CMOS VLSI Design
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational
More informationChapter 4. Digital Integrated Circuit Design I. ECE 425/525 Chapter 4. CMOS design can be realized meet requirements from
Digital Integrated Circuit Design I ECE 425/525 Professor R. Daasch Depar tment of Electrical and Computer Engineering Portland State University Portland, OR 97207-0751 (daasch@ece.pdx.edu) http://ece.pdx.edu/~ecex25
More informationEE M216A.:. Fall Lecture 4. Speed Optimization. Prof. Dejan Marković Speed Optimization via Gate Sizing
EE M216A.:. Fall 2010 Lecture 4 Speed Optimization Prof. Dejan Marković ee216a@gmail.com Speed Optimization via Gate Sizing Gate sizing basics P:N ratio Complex gates Velocity saturation ti Tapering Developing
More informationEE141. Administrative Stuff
-Spring 2004 Digital Integrated ircuits Lecture 15 Logical Effort Pass Transistor Logic 1 dministrative Stuff First (short) project to be launched next Th. Overall span: 1 week Hardware lab this week Hw
More informationCPE/EE 427, CPE 527 VLSI Design I L13: Wires, Design for Speed. Course Administration
CPE/EE 427, CPE 527 VLSI Design I L3: Wires, Design for Speed Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-05f
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationLecture 6: Circuit design part 1
Lecture 6: Circuit design part 6. Combinational circuit design 6. Sequential circuit design 6.3 Circuit simulation 6.4. Hardware description language Combinational Circuit Design. Combinational circuit
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 16 CMOS Combinational Circuits - 2 guntzel@inf.ufsc.br
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationLecture 14: Circuit Families
Introduction to CMOS VLSI Design Lecture 4: Circuit Families David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Pseudo-nMOS Logic q Dynamic Logic q
More informationAnnouncements. EE141-Spring 2007 Digital Integrated Circuits. CMOS SRAM Analysis (Read/Write) Class Material. Layout. Read Static Noise Margin
Vo l ta ge ri s e [ V] EE-Spring 7 Digital Integrated ircuits Lecture SRM Project Launch nnouncements No new labs next week and week after Use labs to work on project Homework #6 due Fr. pm Project updated
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationChapter 9. Estimating circuit speed. 9.1 Counting gate delays
Chapter 9 Estimating circuit speed 9.1 Counting gate delays The simplest method for estimating the speed of a VLSI circuit is to count the number of VLSI logic gates that the input signals must propagate
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationLecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995
Lecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995 RHK.F95 1 Technology Trends: Microprocessor Capacity 100000000 10000000 Pentium Transistors 1000000
More informationLecture 1: Gate Delay Models
High Speed CMOS VLSI Design Lecture 1: Gate Delay Models (c) 1997 David Harris 1.0 Designing for Speed on the Back of an Envelope Custom IC design is all about speed. For a small amount of money, one synthesize
More informationEE115C Digital Electronic Circuits Homework #6
Problem 1 Sizing of adder blocks Electrical Engineering Department Spring 2010 EE115C Digital Electronic Circuits Homework #6 Solution Figure 1: Mirror adder. Study the mirror adder cell (textbook, pages
More informationAdvanced VLSI Design Prof. A. N. Chandorkar Department of Electrical Engineering Indian Institute of Technology- Bombay
Advanced VLSI Design Prof. A. N. Chandorkar Department of Electrical Engineering Indian Institute of Technology- Bombay Lecture - 04 Logical Effort-A Way of Designing Fast CMOS Circuits (Contd.) Last time,
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationLogical Effort EE141
Logical Effort 1 Question #1 How to best combine logic and drive for a big capacitive load? C L C L 2 Question #2 All of these are decoders Which one is best? 3 Method to answer both of these questions
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationEE115C Digital Electronic Circuits Homework #5
EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56-147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999
UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationDigital Microelectronic Circuits ( ) Logical Effort. Lecture 7: Presented by: Adam Teman
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Adam Teman Lecture 7: Logical Effort Digital Microelectronic ircuits The VLSI Systems enter - BGU Lecture 7: Logical Effort 1 Last Lectures The
More informationEECS 151/251A Homework 5
EECS 151/251A Homework 5 Due Monday, March 5 th, 2018 Problem 1: Timing The data-path shown below is used in a simple processor. clk rd1 rd2 0 wr regfile 1 0 ALU REG 1 The elements used in the design have
More informationEECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009
Signature: EECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009 Robert Dick Show your work. Derivations are required for credit; end results are insufficient. Closed book. You may use
More informationEE141-Fall 2012 Digital Integrated Circuits. Announcements. Homework #3 due today. Homework #4 due next Thursday EECS141 EE141
EE4-Fall 0 Digital Integrated Circuits Lecture 7 Gate Delay and Logical Effort nnouncements Homework #3 due today Homework #4 due next Thursday Class Material Last lecture Inverter delay optimization Today
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 3, 2016 Combination Logic: Ratioed & Pass Logic, and Performance Lecture Outline! CMOS NOR2 Worst Case Analysis! Pass Transistor
More informationPractice 7: CMOS Capacitance
Practice 7: CMOS Capacitance Digital Electronic Circuits Semester A 2012 MOSFET Capacitances MOSFET Capacitance Components 3 Gate to Channel Capacitance In general, the gate capacitance is similar to a
More informationName: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 205 Midterm Wednesday, November 4 Point values
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationCOMP 103. Lecture 16. Dynamic Logic
COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationStatic CMOS Circuits. Example 1
Static CMOS Circuits Conventional (ratio-less) static CMOS Covered so far Ratio-ed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationCircuit A. Circuit B
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Last modified on November 19, 2006 by Karl Skucha (kskucha@eecs) Borivoje Nikolić Homework #9
More informationEE371 - Advanced VLSI Circuit Design
EE371 - Advanced VLSI Circuit Design Midterm Examination May 1999 Name: No. Points Score 1. 20 2. 24 3. 26 4. 20 TOTAL / 90 In recognition of and in the spirit of the Stanford University Honor Code, I
More informationDelay and Power Estimation
EEN454 Digital Integrated ircuit Design Delay and Power Estimation EEN 454 Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But make it easier to ask What
More informationEE141-Fall 2011 Digital Integrated Circuits
EE4-Fall 20 Digital Integrated Circuits Lecture 5 Memory decoders Administrative Stuff Homework #6 due today Project posted Phase due next Friday Project done in pairs 2 Last Lecture Last lecture Logical
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman Zarkesh-Ha Office: ECE Bldg. 30B Office hours: Tuesday :00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 CMOS
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationName: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Final Tuesday, December 15 Problem weightings
More informationChapter 2 DESIGN OF ENERGY EFFICIENT DIGITAL CIRCUITS
Chapter 2 DESIGN OF ENERGY EFFICIENT DIGITAL CIRCUITS Bart R. Zeydel and Vojin G. Oklobdzija ACSEL Laboratory, University of California, Davis Abstract: Key words: Recent technology advances have resulted
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationSlide Set 6. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary
Slide Set 6 for ENEL 353 Fall 2017 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Fall Term, 2017 SN s ENEL 353 Fall 2017 Slide Set 6 slide
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationArea-Time Optimal Adder with Relative Placement Generator
Area-Time Optimal Adder with Relative Placement Generator Abstract: This paper presents the design of a generator, for the production of area-time-optimal adders. A unique feature of this generator is
More informationCSE241 VLSI Digital Circuits Winter Lecture 07: Timing II
CSE241 VLSI Digital Circuits Winter 2003 Lecture 07: Timing II CSE241 L3 ASICs.1 Delay Calculation Cell Fall Cap\Tr 0.05 0.2 0.5 0.01 0.02 0.16 0.30 0.5 2.0 0.04 0.32 0.178 0.08 0.64 0.60 1.20 0.1ns 0.147ns
More informationEE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER
More informationHomework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout
0/6/06 Homework # Lecture 8, 9: Sizing and Layout of omplex MOS Gates Reading: hapter 4, sections 4.3-4.5 October 3 & 5, 06 hapter, section.5.5 Prof. R. Iris ahar Weste & Harris vailable on course webpage
More information6.884 Complex Digital Systems Spring Quiz - March 18, Minutes
M A S S A C H U S E T T S I N S T I T U T E O F T E C H N O L O G Y DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 6.884 Complex Digital Systems Spring 005 - Quiz - March 8, 005 80 Minutes NAME:
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationVLSI Design I; A. Milenkovic 1
ourse dministration PE/EE 47, PE 57 VLSI Design I L3: Wires, Design for Speed Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic (.ece.uah.edu/~milenka
More informationLogic Synthesis and Verification
Logic Synthesis and Verification Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall Timing Analysis & Optimization Reading: Logic Synthesis in a Nutshell Sections
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationCMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationCPE/EE 427, CPE 527 VLSI Design I L18: Circuit Families. Outline
CPE/EE 47, CPE 57 VLI Design I L8: Circuit Families Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe57-05f
More informationEE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements
EE241 - Spring 2 Advanced Digital Integrated Circuits Lecture 11 Low Power-Low Energy Circuit Design Announcements Homework #2 due Friday, 3/3 by 5pm Midterm project reports due in two weeks - 3/7 by 5pm
More informationEE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)
EE 330 Lecture 37 Digital Circuits Other Logic Families Static Power Dissipation Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates) Review from Last Time Inverter
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationMiscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]
Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an N-Switch, the
More informationErrata of K Introduction to VLSI Systems: A Logic, Circuit, and System Perspective
Errata of K13126 Introduction to VLSI Systems: A Logic, Circuit, and System Perspective Chapter 1. Page 8, Table 1-1) The 0.35-µm process parameters are from MOSIS, both 0.25-µm and 0.18-µm process parameters
More informationChapter 11. Inverter. DC AC, Switching. Layout. Sizing PASS GATES (CHPT 10) Other Inverters. Baker Ch. 11 The Inverter. Introduction to VLSI
Chapter 11 Inverter DC AC, Switching Ring Oscillator Dynamic Power Dissipation Layout LATCHUP Sizing PASS GATES (CHPT 10) Other Inverters Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky;
More informationDigital EE141 Integrated Circuits 2nd Combinational Circuits
Digital Integrated Circuits Designing i Combinational Logic Circuits 1 Combinational vs. Sequential Logic 2 Static CMOS Circuit t every point in time (except during the switching transients) each gate
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More information