Impedance Measurements for Successful Device Modeling

Size: px
Start display at page:

Download "Impedance Measurements for Successful Device Modeling"

Transcription

1 Impedance Measurements for Successful Device Modeling - A Lab Book Emphasizing Practice - (C) Franz Sischka, Nov

2 Outline The Impedance Plane Z = R + j*x and Typical Impedance Traces Impedances from LCRZ Meters Impedances from S-Parameters Related Non-S-Parameter TwoPort Definitions -2-

3 j*x The Impedance Plane Z = R + j*x The frequency-dependent impedance locus curves (trajectories) can be measured by LCRZ meters, or obtained from S-Parameters inductive region For 2-Port Impedances, freq Impedance Trajectory R with increasing frequency, all impedance trajectories turn clock-wise only the right half-plane is used (otherwise: R < 0 Ω!!) capacitive region -3-

4 Impedance Examples Typical Impedance Traces j*x Ideal Resistor R=10 Ω R The impedance is represented by a single point, for all frequencies, on the x-axis of the impedance plot -4-

5 j*x j*x Resistor and Capacitor Typical Impedance Traces Rp Rs R R freq freq -5-

6 j*x j*x Resistors and Capacitors Typical Impedance Traces R Rs Rp R Rs+Rp freq freq -6-

7 j*x j*x Resistor and Inductor Typical Impedance Traces freq freq Rp Rs R R -7-

8 Resistors and Inductors j*x j*x Typical Impedance Traces freq freq Rp Rs R Rs+Rp R -8-

9 Resonance Circuits j*x j*x Typical Impedance Traces freq Rp Rs R freq R -9-

10 Outline The Impedance Plane Z = R + j*x and Typical Impedance Traces Impedances from LCRZ Meters Impedances from S-Parameters Related Non-S-Parameter TwoPort Definitions -10-

11 LCRZ Meters Measure the Frequency-Dependent Impedance, with swept DC Bias. Dependent on the settings, this impedance is then converted into either Resistor + Capacitor or Resistor // Capacitor and, usually, only the capacitance of the Resistor//Capacitor interpretation is applied to modeling -11-

12 The real world, however, is the measured, complex Impedance, while a CV measurement curve is just its projection to the y-axis For Example: Diode Impedance 1MHz CV 1MHz vac = 0.9V vac = 0.8V vac = 0.7V vac = 0.5V vac = 0V vac = -0.5V *all* physical capacitors also exhibit a loss, the dissipation factor. This shows up like a resistor in series to the capacitor. In an Impedance Plot, this means a shift of the impedance curve to the right. when modeling *just the capacitor*, i.e. the projection of the reality to the y-axis, you will certainly get a fit, but the model may not be the correct, physical one. vac = -1V -12-

13 How to Read Capacitance and Parallel Resistor out of an Impedance Z Measurement: vac = 1 vac = -1 Y REAL Y j IMAG Y 1 j Cp Rp Rp 1 1 REAL Z j IMAG Y j Cp 1 IMAG Z Cp -13-

14 And... How to Read Capacitance and Series Resistor (Dissipation Factor of Capacitor) out of an Impedance Z Measurement: vac = 1 < Z > o--- --o-- ---o Rs Cs vac = -1 Z REAL Z j IMAG Z Rs 1 j Cs Rs REAL Z j IMAG Z Cs 1 j j Cs Cs 1 IMAG Z -14-

15 Practical Aspects of Impedance Analyzer Measurements -15-

16 The Basic Impedance Analyzer Measurement Principle "Diagonal Measurement" DUT Impedance i Z v Z v I2 V1 i -16 -

17 Impedance Analyzer Calibration The impedances of two Calibration Standards are measured first OPEN Cal. Standard measurement 17

18 Impedance Analyzer Calibration The impedances of two Calibration Standards are measured first OPEN Cal. Standard measurement SHORT Cal. Standard measurement 18

19 Impedance Analyzer Impedance Analyzer Impedance Analyzer Z_open Z_short Z_total Test Fixture and Cables DUT Test Fixture and Cables Test Fixture and Cables With Z_open and Z_short known, the DUT impedance can be calculated from Z_total DUT Z_dut OPEN-only Calibration: Z_dut = (Z_open*Z_total) / (Z_open - Z_total) OPEN-SHORT Calibration: Z_dut = (Z_short - Z_total) // (Z_total - Z_open) * Z_open Source: Keysight Technologies, 'Impedance Measurement Handbook' 2014, Appendix B Pre-Requisite: the equivalent schematic of test fixture and cables must be symmetrical. In Practice: not too long cables, good connectors 19

20 Measurement and Simulation Principle of LCRZ Meters for Multi-Port Devices: stimulate voltage at one port measure the current at the other port ground non-involved nodes and as a result, parasitics at each port to ground are not included in measurement result! P3 P1 P2 I2 V1 20

21 Z30 P3 P1 P2 i2 v1 Z20 - Z10 DUT 21

22 Outline The Impedance Plane Z = R + j*x and Typical Impedance Traces Impedances from LCRZ Meters Impedances from S-Parameters Related Non-S-Parameter TwoPort Definitions -22-

23 Impedance Plots can also be obtained from S-Parameter Measurements Calculating 1-Port S-Parameters from 2-Port: Viewed from Port1, with Port2 shorted: S _ 1Port S11 S12 S21 1 S22 Port1 Port2 DUT Viewed from Port2, with Port1 shorted: S _ 1Port S22 S12 S21 1 S11 1 S _ 1Port Im pedance Z0 1 S _ 1Port -23-

24 Interpreting Two-Port S-Parameter Measurements by a PI Schematic S.11 S.12 S matrix S.21 S.22 Assuming an underlaying PI schematic for the DUT, convert the de-embedded S-parameters to Y-parameters, and calculate the impedances of the PI schematic branches 1 1 Y.11 Y.12 Z10 Z12 Y matrix 1 Y.21 Y.22 Z12 1 Z Z20 Z12 Z12 Z10 Z20 1 Z10 Y.11 Y.12 1 Z12 Y.12 1 Z20 Y.22 Y.21 all variables are represented by complex numbers -24-

25 A Special Case: Transistor PI Schematic Modeling Ygd Ygm Yds Ygs 25

26 Step-by-step Procedure Convert the S-Parameter Matrix, Stripped-Off from External Resistors/Inductors, to a Y Matrix, and Apply the PI Schematic Interpretation for the Transistor Modeling Ygd Y11 Y12 Ygs Ygd Y21 Y22 Ygm Ygd Yds Ygd Ygd Ygm Ygs Yds Ygs = Y11 + Y12 Ygd = -Y12 Ygm = Y21 - Y12 = gm * exp(-jωtau) Yds = Y22 + Y12 26

27 Best-Practice Intermediate Step: Convert the PI-Schematic Admittances to Impedances, and Display them for Data Inspection/Verification Zgd gm Zgs = 1 / Ygs Zgd = 1 / Ygd Zds = 1 / Yds Zds Zgs Zgs Zgd Zds PI Impedances Inspection 27

28 Inner PI Components: for HEMT or MOSFET Quasistatic CGD RGD RGS CGS CDS vgs vgs Gm RDS 1. Convert de-embedded S-parameters to Z, and strip-off external inductors and resistors 2. Convert to Y-parameters and calculate complex impedances, admittances and Gm Z_10 = (Y.11 + Y.12) -1 Impedance Port1 -> GND Z_12 = (-Y.12) -1 Impedance Port1 -> Port2 Gm = Y.21 - Y.12 = GM e-j 2PI freq TAU Voltage -> Current Amplification Y_20 = Y.22 + Y.12 Admittance Port2 -> GND 3. Finally, get RGS = REAL(Z_10) RGD = REAL(Z_12) GM = MAG(Gm) RDS = (REAL(Y_20)) -1 CGS = - (IMAG(Z_10) -1 ) / (2PI freq) CGD = - (IMAG(Z_12) -1) / (2PI freq) TAU = - PHASE(Gm) / (2PI freq) CDS = IMAG(Y_20) / (2PI freq) 28

29 TAU.M TAU.S CDS.M CDS.S [E-15] [E-12] GM.M GM.S [E-3] CGS.M CGS.S [E-15] CGD.M CGD.S [E-15] HEMT Modeling Example S-Parameter Y-Parameter 29

30 Calculating the Branch-to-Branch Impedances of Multi-Ports -30-

31 The Y-matrix relates the currents into the ports with the stimulating port voltages. The matrix elements unit is admittance. This matrix is very useful when the impedances between the ports need to be extracted and analyzed, especially for multi-port applications. This is due to the voltage stimulation at the ports. When interested in the impedance between a certain port A, and another port B, all voltages, except the one at port A, have to be set to zero. Then, the current for the impedance calculation is not measured at this port A, but rather at port B. Of course, all other shorted ports do also sink currents, provided by the voltage source at port A, but they are not involved in the port B current measurement. In other words, the impedance Z AB, between port A and the shorted port B, is simply Z AB 1 YAB -31-

32 How to Calculate the Branch Impedances of a 3 Port Example: Port1-to-Port2-Impedance Z12 From an inspection of the 3-Port Y-Matrix definition: i1 Y11 Y12 i2 Y21 Y22 i Y 3 31 Y32 P3 Z30 apply a SHORT to Port2 and Port3, stimulate a voltage at Port1, measure the current at Port2 and calculate: P1 v1 Y 21 1 i2 i2 Z20 Z10 v1 Z12 P2 Z12 - Y13 v1 Y23 v 2 Y33 v 3 Note: the Y-Matrix indexing is Admittanceto from e.g. the admittance from Port1 to Port2 is Y21-32-

33 How to Calculate the Branch Impedances of a 3 Port At a Glance: From the 3-Port Y-Matrix: i1 Y11 Y12 i2 Y21 Y22 i Y 3 31 Y32 P3 Y13 v1 Y23 v 2 Y33 v 3 Z30 calculate the inter-port branch impedances: Z12 Y12 1 Z13 Y13 1 P1 P2 Z32 Y32 1 Z12 Z20 Z10 and the pin-to-ground impedances: Z10 ( Y11 Y12 Y13 ) 1 Z20 ( Y21 Y22 Y23 ) 1 Z30 ( Y31 Y32 Y33 ) 1-33-

34 How to Calculate the Branch Impedances of a 3 Port continued: i1 Y11 Y12 i2 Y21 Y22 i Y 3 31 Y32 P3 Y13 v1 Y23 v 2 Y33 v 3 The total impedance at P1, with P2 and P3 grounded, is 1/Y11 P1 P2 Z10 Z12 and so on: At P2, with P1 and P3 grounded, the total impedance is 1/Y22 And at P3, with P1 and P2 grounded, it is 1/Y33-34-

35 Application Example: 3-Port Transformer P1 P2 P3-35-

36 Outline The Impedance Plane Z = R + j*x and Typical Impedance Traces Impedances from LCRZ Meters Impedances from S-Parameters Related Non-S-Parameter TwoPort Definitions -36-

37 NON-S-PARAMETER TWOPORT DEFINITIONS INTERPRETATION AND APPLICATIONS OF THE MATRIX ELEMENTS -37 -

38 Before going into details, a quick look into MATRIX CONVERSIONS S to Z Matrix Conversion: Z to Y Matrix Conversion: E S Z Z0 E S Y 1/ Z Z to S Matrix Conversion: Y to Z Matrix Conversion: Z 1/ Y S Z Z0 E Z Z0 E S to Y Matrix Conversion: Pre-Requisite: - Z0, the characteristic impedance of the S-parameter measurement, is identical on all ports, and Z0 = REAL Y E S Z 0 E S S 11 S.. S M1 Z 11 Z.. Z M1 Y11 Y.. Y M S 1N.. S MN Z 1N.. Z MN Y1N.. YMN Y to S Matrix Conversion: S E Z0 Y E Z0 Y Remarks: - E is the identity matrix. It can be calculated the easiest way from any N-Port matrix by setting it to exponential 0: E = (Any_N_Port_Matrix)0-38 -

39 IMPEDANCE MATRIX Z Matrix i1 v v1 Port1 measured v1 v2 Z 11 Z 21 v2 Port2 v i2 stimulus Z 12 Z 22 i1 * i2-39 -

40 Important Z-Matrix Elements: measured v1 v2 Zz 11 z 21 Z11 = Input Impedance with Port2 OPEN stimulus z 12 zz i1 * i2 Z22 = Output Impedance with Port1 OPEN Application: Verification of Passive Components Modeling -40 -

41 ADMITTANCE MATRIX i1 i2 Y Matrix i v1 - Port1 measured i1 i2 Note: Y 11 Y 21 Y Z 1 i - Port2 v2 stimulus Y 12 v 1 * Y 22 v

42 Important Y-Matrix Elements: measured i1 i2 Y Y 21 1 Input Impedance with Port2 SHORTED Y Y12 Impedance from Port2 to Port1 with Port1 SHORTED stimulus Y 12 Y v1 * v2 1 Output Impedance with Port1 SHORTED Y22 Application: Verification of Passive Components Modeling -42 -

43 Important Y-Matrix Elements (cont'd): measured i1 i2 Y 11 YY21 21 stimulus Y 12 v 1 * Y 22 v 2 Y21= Trans-Conductance from Port1 to Port2 (gm=i2/v1) with Port2 SHORTED Application: Verification of gm Modeling of FETs -43 -

44 HYBRID MATRIX i2 H Matrix i1 v v1 Port1 measured v1 H 11 i2 H 21 i - Port2 v2 stimulus H 12 i1 * H 22 v

45 Important H-Matrix Elements: measured v1 H 11 H 21 i2 H 21 H21 = Current Amplification stimulus H 12 H 22 i1 * v2 i2/i1 with Port2 SHORTED Application: Verification of Bipolar Transistor betaac Modeling -45 -

46 INVERSE HYBRID MATRIX i1 G Matrix i v1 - Port1 measured i1 v2 Note: G 11 G 21 G H 1 Port2 v2 v i2 stimulus G 12 v 1 * G 22 i

47 Important G-Matrix Elements: measured i1 v2 G 11 G 21 G 21 stimulus G 12 G 22 v1 * i2 G21 = Voltage Amplification v2/v1 with Port2 OPEN = gm/gds Application: Voltage Amplification Verification for Transistor Modeling, especially MOS and HEMT -47 -

48 ABCD Matrix mind the direction of the i2 current flow! i1 A Matrix i v1 i2 also called ABC Matrix or chain matrix v Port1 Port2 measured v 1 A 11 i1 A 21 - v2 stimulus A 12 A 22 v2 * i2 i2: out of the TwoPort!! -48 -

49 Important ABCD-Matrix Elements: measured v 1 A i1 A 21 stimulus A 12 A 22 v2 * i2 1/A11 = Voltage Amplification v2/v1 with Port2 OPEN * * Note: = gm/gds Application: Voltage Amplification Verification for Transistor Modeling, especially MOS and HEMT (see also G Matrix) 1/A11 means v2/v1 with i2=0. For measurements, to satisfy this condition with i2=0, Port1 has to be stimulated with v1, and v2 is measured at the open Port2-49 -

50 In a Nut Shell: Circuit Characteristics Calculated from Z, Y, H, G and ABCD Port1 Port2 v 1 Z 11 v 2 Z 21 i1 Y11 i 2 Y 21 Y12 Y 22 Condition Z Input Impedance Port2 OPEN Z11 Port2 SHORTED Port1 OPEN H12 i1 * H 22 v 2 i1 * i2 i1 G 11 v 2 G 21 G 12 v 1 * G 22 i 2 v1 * v 2 v 1 A 11 i1 A 21 A 12 v 2 * A 22 i 2 Z 12 Z 22 Characteristics Output Impedance v 1 H11 i 2 H 21 Y H G ABCD G21 1/A11 1/Y11 Z22 Port1 SHORTED 1/Y22 Trans-Conductance (gm=i2/v1) Port2 SHORTED Y21 Current Amplification i2/i1 Port2 SHORTED Voltage Amplification v2/v1 = gm/gds Port2 OPEN H

51 In a Nut Shell: HEMT/MOS AC Characteristics Calculated from Y, H, G and ABCD Port1 MOS Port2 i1 Y11 i 2 Y 21 Y12 Y 22 v1 * v 2 i1 G 11 v 2 G 21 G 12 G 22 v 1 H11 i 2 H 21 H12 i1 * H 22 v 2 v 1 A 11 i1 A 21 A 12 v 2 * A 22 i 2 MOS AC Characteristics Condition Y Input Resistance Port2 SHORTED REAL(1/Y11) Input Cap (CGS & CGD) Port2 SHORTED IMAG(Y11)/ω Isolation (rev. Transconductance) Port1 SHORTED REAL(Y12) CGD Port1 SHORTED IMAG(Y12)/ω gm (Transconductance) Port2 SHORTED REAL(Y21) Rout (Channel & Substr. Resistors) Port1 SHORTED REAL(1/Y22) Output Cap (CDS & CGD) Port1 SHORTED IMAG(Y22)/ω ft Port2 SHORTED H G v1 * i2 ABCD H21*freq Note: Do not confuse these definitions with Inner-PI-Schematic modeling -51 -

52 Example: Angelov HEMT Modeling: Y-Parameter Fit -52 -

53 Example: Angelov HEMT Modeling: Z-Parameter Fit -53 -

54 Example: Angelov HEMT Modeling: H21, 1/A11 and other Fits -54 -

55 Wrap-Up The Impedance Plane Z = R + j*x and Typical Impedance Traces Impedances from LCRZ Meters Impedances from S-Parameters Related Non-S-Parameter TwoPort Definitions -55-

56

Two Port Networks. Definition of 2-Port Network A two-port network is an electrical network with two separate ports for input and output

Two Port Networks. Definition of 2-Port Network A two-port network is an electrical network with two separate ports for input and output Two Port Networks Definition of 2-Port Network A two-port network is an electrical network with two separate ports for input and output What is a Port? It is a pair of terminals through which a current

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

More information

Lecture 23 Date: Multi-port networks Impedance and Admittance Matrix Lossless and Reciprocal Networks

Lecture 23 Date: Multi-port networks Impedance and Admittance Matrix Lossless and Reciprocal Networks Lecture 23 Date: 30.0.207 Multi-port networks mpedance and Admittance Matrix Lossless and Reciprocal Networks ntroduction A pair of terminals through which a current may enter or leave a network is known

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

ES51919/ES51920 LCR meter chipset

ES51919/ES51920 LCR meter chipset ES51919/ES51920 LCR meter chipset Features 19,999/1,999 counts dual LCD display Application Handheld LCR bridge meter Current consumption: Typ. 25mA @ 100kHz QFP-100L package for ES51919 SSOP-48L package

More information

(3), where V is the peak value of the tank voltage in the LC circuit. 2 The inductor energy is: E.l= LI 2

(3), where V is the peak value of the tank voltage in the LC circuit. 2 The inductor energy is: E.l= LI 2 Frequency compensated LC networks for oscillators with the wide tuning range. Theoretical discussion section. by Vladimir Novichkov 02/2/202 rev 0.42. Properties of passive, capacitively tuned LC resonator

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Networks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institution of Technology, Madras

Networks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institution of Technology, Madras Networks and Systems Prof. V. G. K. Murti Department of Electrical Engineering Indian Institution of Technology, Madras Lecture - 32 Network Function (3) 2-port networks: Symmetry Equivalent networks Examples

More information

An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT

An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT TSINGHUA UNIVERSITY An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT Yan Wang Wenyuan Zhang Tsinghua University Outline Motivation Large Signal Model Parameter Extraction

More information

Electric Circuit Theory

Electric Circuit Theory Electric Circuit Theory Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Chapter 18 Two-Port Circuits Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Contents and Objectives 3 Chapter Contents 18.1 The Terminal Equations

More information

What s Your (real or imaginary) LCR IQ?

What s Your (real or imaginary) LCR IQ? Chroma Systems Solutions, Inc. What s Your (real or imaginary) LCR IQ? 11021, 11025 LCR Meter Keywords:. Impedance, Inductance, Capacitance, Resistance, Admittance, Conductance, Dissipation Factor, 4-Terminal

More information

A two-port network is an electrical network with two separate ports

A two-port network is an electrical network with two separate ports 5.1 Introduction A two-port network is an electrical network with two separate ports for input and output. Fig(a) Single Port Network Fig(b) Two Port Network There are several reasons why we should study

More information

Lecture #3. Review: Power

Lecture #3. Review: Power Lecture #3 OUTLINE Power calculations Circuit elements Voltage and current sources Electrical resistance (Ohm s law) Kirchhoff s laws Reading Chapter 2 Lecture 3, Slide 1 Review: Power If an element is

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

2.004 Dynamics and Control II Spring 2008

2.004 Dynamics and Control II Spring 2008 MIT OpenCourseWare http://ocwmitedu 00 Dynamics and Control II Spring 00 For information about citing these materials or our Terms of Use, visit: http://ocwmitedu/terms Massachusetts Institute of Technology

More information

Lecture 14 Date:

Lecture 14 Date: Lecture 14 Date: 18.09.2014 L Type Matching Network Examples Nodal Quality Factor T- and Pi- Matching Networks Microstrip Matching Networks Series- and Shunt-stub Matching L Type Matching Network (contd.)

More information

IXBT20N360HV IXBH20N360HV

IXBT20N360HV IXBH20N360HV High Voltage, High Gain BIMOSFT TM Monolithic Bipolar MOS Transistor Advance Technical Information V CS = V = A V C(sat).V TO-HV (IXBT) Symbol Test Conditions Maximum Ratings V CS = C to C V V CGR = C

More information

Measurement of S-Parameters. Transfer of the Reference Plane. Power Waves. Graphic Representation of Waves in Circuits

Measurement of S-Parameters. Transfer of the Reference Plane. Power Waves. Graphic Representation of Waves in Circuits Lecture 6 RF Amplifier Design Johan Wernehag Electrical and Information Technology Lecture 6 Amplifier Design Toughest week in the course, hang S-Parameters in there Definitions Power Waves Applications

More information

Outline. Thermal noise, noise power and noise temperature. Noise in RLC single-ports. Noise in diodes and photodiodes

Outline. Thermal noise, noise power and noise temperature. Noise in RLC single-ports. Noise in diodes and photodiodes 3. Noise 1 Outline Thermal noise, noise power and noise temperature Noise in RLC single-ports Noise in diodes and photodiodes -port and multi-port noise parameters Noise temperature and noise parameter

More information

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn

More information

IMPEDANCE and NETWORKS. Transformers. Networks. A method of analysing complex networks. Y-parameters and S-parameters

IMPEDANCE and NETWORKS. Transformers. Networks. A method of analysing complex networks. Y-parameters and S-parameters IMPEDANCE and NETWORKS Transformers Networks A method of analysing complex networks Y-parameters and S-parameters 1 ENGN4545/ENGN6545: Radiofrequency Engineering L#7 Transformers Combining the effects

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company Basic C m ш ircuit Theory Charles A. Desoer and Ernest S. Kuh Department of Electrical Engineering and Computer Sciences University of California, Berkeley McGraw-Hill Book Company New York St. Louis San

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Analog Circuits and Systems

Analog Circuits and Systems Analog Circuits and Systems Prof. K Radhakrishna Rao Lecture 5 Analog Signal Processing using One Port Networks, Passive Two Ports and Ideal Amplifiers 1 One Port Devices Passive devices like R, L, C and

More information

Electrical Circuits Lab Series RC Circuit Phasor Diagram

Electrical Circuits Lab Series RC Circuit Phasor Diagram Electrical Circuits Lab. 0903219 Series RC Circuit Phasor Diagram - Simple steps to draw phasor diagram of a series RC circuit without memorizing: * Start with the quantity (voltage or current) that is

More information

CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

Equivalent Circuits. Henna Tahvanainen. November 4, ELEC-E5610 Acoustics and the Physics of Sound, Lecture 3

Equivalent Circuits. Henna Tahvanainen. November 4, ELEC-E5610 Acoustics and the Physics of Sound, Lecture 3 Equivalent Circuits ELEC-E5610 Acoustics and the Physics of Sound, Lecture 3 Henna Tahvanainen Department of Signal Processing and Acoustics Aalto University School of Science and Technology November 4,

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

Modelling Non-Ideal Inductors in SPICE

Modelling Non-Ideal Inductors in SPICE Modelling Non-Ideal Inductors in SPICE Martin O'Hara Technical Manager, Newport Components, Milton Keynes November 1994 Abstract The non-ideal inductor exhibits both self resonance and non-linear current

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

AC Circuit Analysis and Measurement Lab Assignment 8

AC Circuit Analysis and Measurement Lab Assignment 8 Electric Circuit Lab Assignments elcirc_lab87.fm - 1 AC Circuit Analysis and Measurement Lab Assignment 8 Introduction When analyzing an electric circuit that contains reactive components, inductors and

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

RLC Series Circuit. We can define effective resistances for capacitors and inductors: 1 = Capacitive reactance:

RLC Series Circuit. We can define effective resistances for capacitors and inductors: 1 = Capacitive reactance: RLC Series Circuit In this exercise you will investigate the effects of changing inductance, capacitance, resistance, and frequency on an RLC series AC circuit. We can define effective resistances for

More information

Circuit Topologies & Analysis Techniques in HF ICs

Circuit Topologies & Analysis Techniques in HF ICs Circuit Topologies & Analysis Techniques in HF ICs 1 Outline Analog vs. Microwave Circuit Design Impedance matching Tuned circuit topologies Techniques to maximize bandwidth Challenges in differential

More information

ECE 255, Frequency Response

ECE 255, Frequency Response ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.

More information

Adjoint networks and other elements of circuit theory. E416 4.Adjoint networks

Adjoint networks and other elements of circuit theory. E416 4.Adjoint networks djoint networks and other elements of circuit theory One-port reciprocal networks one-port network is reciprocal if: V I I V = Where and are two different tests on the element Example: a linear impedance

More information

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34)

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) NOTE: FOR NUMERICAL PROBLEMS FOR ALL UNITS EXCEPT UNIT 5 REFER THE E-BOOK ENGINEERING CIRCUIT ANALYSIS, 7 th EDITION HAYT AND KIMMERLY. PAGE NUMBERS OF

More information

Very Large Scale Integration (VLSI)

Very Large Scale Integration (VLSI) Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay

More information

A capacitor is a device that stores electric charge (memory devices). A capacitor is a device that stores energy E = Q2 2C = CV 2

A capacitor is a device that stores electric charge (memory devices). A capacitor is a device that stores energy E = Q2 2C = CV 2 Capacitance: Lecture 2: Resistors and Capacitors Capacitance (C) is defined as the ratio of charge (Q) to voltage (V) on an object: C = Q/V = Coulombs/Volt = Farad Capacitance of an object depends on geometry

More information

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor

More information

Contents. ! Transmission Lines! The Smith Chart! Vector Network Analyser (VNA) ! Measurements. ! structure! calibration! operation

Contents. ! Transmission Lines! The Smith Chart! Vector Network Analyser (VNA) ! Measurements. ! structure! calibration! operation Contents! Transmission Lines! The Smith Chart! Vector Network Analyser (VNA)! structure! calibration! operation! Measurements Göran Jönsson, EIT 2009-11-16 Network Analysis 2! Waves on Lines! If the wavelength

More information

Bridge Measurement 2.1 INTRODUCTION Advantages of Bridge Circuit

Bridge Measurement 2.1 INTRODUCTION Advantages of Bridge Circuit 2 Bridge Measurement 2.1 INTRODUCTION Bridges are often used for the precision measurement of component values, like resistance, inductance, capacitance, etc. The simplest form of a bridge circuit consists

More information

Chapter 9 Frequency Response. PART C: High Frequency Response

Chapter 9 Frequency Response. PART C: High Frequency Response Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance

More information

Single Phase Parallel AC Circuits

Single Phase Parallel AC Circuits Single Phase Parallel AC Circuits 1 Single Phase Parallel A.C. Circuits (Much of this material has come from Electrical & Electronic Principles & Technology by John Bird) n parallel a.c. circuits similar

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Two Port Network. Ram Prasad Sarkar

Two Port Network. Ram Prasad Sarkar Two Port Ram Prasad Sarkar 0 Two Post : Post nput port Two Post Fig. Port Output port A network which has two terminals (one port) on the one side and another two terminals on the opposite side forms a

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29]

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29] M. C. Escher: Waterfall 18/9/2015 [tsl425 1/29] Direct Current Circuit Consider a wire with resistance R = ρl/a connected to a battery. Resistor rule: In the direction of I across a resistor with resistance

More information

Switching circuits: basics and switching speed

Switching circuits: basics and switching speed ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V

More information

Lab 9/14/2012. Lab Power / Energy Series / Parallel Small Signal Applications. Outline. Power Supply

Lab 9/14/2012. Lab Power / Energy Series / Parallel Small Signal Applications. Outline. Power Supply Outline Session 2: Analog Circuits Lab Power / Energy Series / Parallel Small Signal Applications Lab hits Power Supply, Oscilloscope, Breadboard, Multimeters Energy Power an Energy for, L, C Series /

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

MODULE-4 RESONANCE CIRCUITS

MODULE-4 RESONANCE CIRCUITS Introduction: MODULE-4 RESONANCE CIRCUITS Resonance is a condition in an RLC circuit in which the capacitive and inductive Reactance s are equal in magnitude, there by resulting in purely resistive impedance.

More information

Welcome! Device Characterization with the Keithley Model 4200-SCS Characterization System.

Welcome! Device Characterization with the Keithley Model 4200-SCS Characterization System. Welcome! Device Characterization with the Keithley Model 4200-SCS Characterization System 0 4210-CVU Applications Training Agenda Theory of Operation and Measurement Overview Measurement Techniques and

More information

mywbut.com Lesson 16 Solution of Current in AC Parallel and Seriesparallel

mywbut.com Lesson 16 Solution of Current in AC Parallel and Seriesparallel esson 6 Solution of urrent in Parallel and Seriesparallel ircuits n the last lesson, the following points were described:. How to compute the total impedance/admittance in series/parallel circuits?. How

More information

Module 4. Single-phase AC circuits. Version 2 EE IIT, Kharagpur

Module 4. Single-phase AC circuits. Version 2 EE IIT, Kharagpur Module 4 Single-phase circuits ersion EE T, Kharagpur esson 6 Solution of urrent in Parallel and Seriesparallel ircuits ersion EE T, Kharagpur n the last lesson, the following points were described:. How

More information

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller

More information

Electricity and Light Pre Lab Questions

Electricity and Light Pre Lab Questions Electricity and Light Pre Lab Questions The pre lab questions can be answered by reading the theory and procedure for the related lab. You are strongly encouraged to answers these questions on your own.

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

MFJ 259/259B Operation & Simplified Calibration

MFJ 259/259B Operation & Simplified Calibration MFJ 259/259B Operation & Simplified Calibration Bill Leonard N0CU 1 March 2014 What Is An MFJ-259 MFJ lists it as a HF/VHF SWR Analyzer It is essentially a ONE PORT NETWORK ANALYZER Measures the electrical

More information

Deembedding Effects on Cold S-parameter Measurements

Deembedding Effects on Cold S-parameter Measurements Deembedding Effects on Cold S-parameter Measurements by Jörg Berkner and and Infineon Technologies, Munich 0 Outline Cold S-parameter measurements Two Step Deembedding OPEN and SHORT subcircuit modeling

More information

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e Transform methods Some of the different forms of a signal, obtained by transformations, are shown in the figure. X(s) X(t) L - L F - F jw s s jw X(jw) X*(t) F - F X*(jw) jwt e z jwt z e X(nT) Z - Z X(z)

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components Michael H. Perrott February 11, 2004 Copyright 2004 by Michael H.

More information

Lecture 21: Packaging, Power, & Clock

Lecture 21: Packaging, Power, & Clock Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or

More information

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012 1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

SOME USEFUL NETWORK THEOREMS

SOME USEFUL NETWORK THEOREMS APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16] Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3

More information

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

More information

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought.

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought. C H A P T E R TWO-PORT NETWORKS 8 Research is to see what everybody else has seen, and think what nobody has thought. Albert Szent-Gyorgyi Enhancing Your Career Career in Education While two thirds of

More information

MMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90

MMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90 Advance Technical Information High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor (Electrically Isolated Tab) C G EC3 Symbol Test Conditions Maximum Ratings G3 C2 G2 E2C V CES = 25 C

More information

PDN Planning and Capacitor Selection, Part 1

PDN Planning and Capacitor Selection, Part 1 by Barry Olney column BEYOND DESIGN PDN Planning and Capacitor Selection, Part 1 In my first column on power distribution network (PDN) planning, Beyond Design: Power Distribution Network Planning, I described

More information

Vrg Qgd Gdg Vrd Gate Rg Rd Vgd Vgs Qds Ids = f(vds,vgs,t Qgs Ids Vds Idiode_f = f(vds Idiode_r = f(vdiode_r,t Ggs Qds = f(vds,t Qgs = f(vgs,t Vrs Rs Q

Vrg Qgd Gdg Vrd Gate Rg Rd Vgd Vgs Qds Ids = f(vds,vgs,t Qgs Ids Vds Idiode_f = f(vds Idiode_r = f(vdiode_r,t Ggs Qds = f(vds,t Qgs = f(vgs,t Vrs Rs Q Motorola s Electro Thermal (MET LDMOS Model 1. Description of the Model The MET LDMOS model [1] is an electro thermal model that can account for dynamic selfheating effects and was specifically tailored

More information

Advanced Test Equipment Rentals ATEC (2832) LCR MEASUREMENT PRIMER. ISO 9001 Certified

Advanced Test Equipment Rentals ATEC (2832) LCR MEASUREMENT PRIMER. ISO 9001 Certified Established 1981 Advanced Test Equipment Rentals www.atecorp.com 800-404-ATEC (2832) LCR MEASUREMENT PRIMER ISO 9001 Certified 5 Clock Tower Place, 210 East, Maynard, Massachusetts 01754 TELE: (800) 253-1230,

More information

PHYSICS 122 Lab EXPERIMENT NO. 6 AC CIRCUITS

PHYSICS 122 Lab EXPERIMENT NO. 6 AC CIRCUITS PHYSICS 122 Lab EXPERIMENT NO. 6 AC CIRCUITS The first purpose of this laboratory is to observe voltages as a function of time in an RC circuit and compare it to its expected time behavior. In the second

More information

Chapter 2 Switched-Capacitor Circuits

Chapter 2 Switched-Capacitor Circuits Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,

More information

IXBX50N360HV. = 3600V = 50A V CE(sat) 2.9V. BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency. Advance Technical Information

IXBX50N360HV. = 3600V = 50A V CE(sat) 2.9V. BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency. Advance Technical Information BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency Advance Technical Information S = 3V = A (sat) 2.9V Symbol Test Conditions Maximum Ratings S = 25 C to C 3 V V CGR = 25 C to C,

More information

Lecture 7 Circuit Delay, Area and Power

Lecture 7 Circuit Delay, Area and Power Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

Sinusoidal Steady State Analysis (AC Analysis) Part I

Sinusoidal Steady State Analysis (AC Analysis) Part I Sinusoidal Steady State Analysis (AC Analysis) Part I Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson Chapter 2 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 2 Objectives Understand symbols and behavior of the following circuit elements: Independent voltage and current sources; Dependent voltage and

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection

EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection OBJECT: To examine the power distribution on (R, L, C) series circuit. APPARATUS 1-signal function generator 2- Oscilloscope, A.V.O meter 3- Resisters & inductor &capacitor THEORY the following form for

More information

Volterra Series: Introduction & Application

Volterra Series: Introduction & Application ECEN 665 (ESS : RF Communication Circuits and Systems Volterra Series: Introduction & Application Prepared by: Heng Zhang Part of the material here provided is based on Dr. Chunyu Xin s dissertation Outline

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 7 Interconnections 1: wire resistance, capacitance,

More information

CHAPTER 22 ELECTROMAGNETIC INDUCTION

CHAPTER 22 ELECTROMAGNETIC INDUCTION CHAPTER 22 ELECTROMAGNETIC INDUCTION PROBLEMS 47. REASONING AND Using Equation 22.7, we find emf 2 M I or M ( emf 2 ) t ( 0.2 V) ( 0.4 s) t I (.6 A) ( 3.4 A) 9.3 0 3 H 49. SSM REASONING AND From the results

More information

IXBT12N300 IXBH12N300

IXBT12N300 IXBH12N300 High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor S 11 = 3V = A (sat) 3.2V TO-26 (IXBT) Symbol Test Conditions Maximum Ratings S = 25 C to 15 C 3 V V CGR = 25 C to 15 C, R GE = 1MΩ

More information