R TH + V TH. Vport. + Rport V TH

Size: px
Start display at page:

Download "R TH + V TH. Vport. + Rport V TH"

Transcription

1 Massachusetts Institute of Technology Department of Electrical Engineering and omputer Science í Electronic ircuits Homework è3 Solution Handout F9827 Exercise 31: When a particular network having a single port is connected to a 1 kæ resistor, its port voltage is 2:5 V.When the same network is connected to a 4 kæ resistor, its port voltage is 4 V. Determine the Thevenin and Norton equivalents of the network. If we take the Thevenin model of the unknown network, we can get a simple voltage divider relationship. TH V TH Vport port Vport = TH port V TH port Each voltage measurement generates an equation when a resistor is connected to the network. 2:5V = 4V = 1kæ TH 1kæ V TH 4kæ TH 4kæ V TH Solving these two equations gives all the necessary values. V TH = V O =5V TH = N = EQ =1kæ I N =I S = V O = EQ =5m The Norton equivalent just has the I N current source in parallel with N. 1

2 Exercise 32: This exercise applies two diæerent analyses to determine the unknown node voltages in Network èaè shown below. It illustrates that the direct method of analysis is not always the simplest. èaè Use the node method to ænd the two unknown node voltages in Network èaè. 2 V e 1 e 2 2 Network (a) We write KL at nodes e 1 and e 2 with all currents into the node summing to 1 V, e 1 2 e 2, e 1, e 1 2 V,e 2 e 1,e 2, e 2 2 =0 Solving these two equations for the node voltages, e 1 = 3 7 V and e 2 = 4 7 V èbè First, explain why Network èaè may be redrawn as network èbè. Second, combine the left source in Network èbè with the two leftmost resistors to form their Thevenin equivalent and redraw the resulting network. Third, combine the right source with the two rightmost resistors to form their Thevenin equivalent and again redraw the resulting network. Finally, using superposition, determine the two unknown node voltages in the thrice redrawn version of Network èaè thereby completing the analysis. V 2 e 1 e 2 2 V V 2 2 V Network (b) 2

3 From the point of view of either node e 1 or e 2, the wire between the top 2 and resistors just sets that node voltage to V. If we look at network and write the KL equations, the results are the same as network. However, now we can form Thevenin circuits to the left of ' and to the right of '. Looking to the left of ', V TH can be calculated by using a voltage divider and TH is just k 2. Similar calculations for the circuit to the right of ' yield the following results. V THa = V=3 V THb =2V=3 THa =2=3 THb =2=3 So our new circuit looks like this e 1 e 2 V THa THa THb V THb Solving by superposition, if we keep the left source on and turn the right source oæ, e 1 = THb THa THb V THa and vice versa e 2 = THb THa THb V THa e 1 = THa THa THb V THb dding the results we get e 2 = THa THa THb V THb e 1 = 3 7 V e 2 = 4 7 V 3

4 Problem 31: This problem studies the æuid æow system shown below, and illustrates how the concepts taught in can be applied to the study of systems beyond electronic circuits. The æow system comprises a pump, two sections of pipe and two open æuid reservoirs. Note, however, that the joint between the two pipes leaks. The pump draws æuid from the ærst reservoir at ambient pressure and raises the æuid pressure to p PUMP above ambient. This pressure rise pumps the æuid through the two sections of pipe, delivering the æuid to the second reservoir at ambient pressure. It is assumed here that æuid æow in a pipe obeys the linear law p = f where p is the pressure drop across the pipe ènèm 2 è, f is the æuid æow through the pipe èm 3 èsè, and is the æow resistance of the pipe ènsèm 5 è. Note that the pipe sections in the system shown belowhaveæows f 1 and f 2, and æow resistances 1 and 2. In contrast to pipe æow, æuid æow through the leak obeys the nonlinear law f LEK = F LEK p plek =P LEK where p LEK is the pressure rise at the leak, f LEK is the æuid æow through the leak, and F LEK and P LEK are a reference æow rate and pressure, respectively. 1 p LEK 2 f 1 f 2 Leak p PUMP Pump f LEK eservoir mbient Pressure (p = 0) eservoir èaè dopt the following analogy: pressure $ voltage, æuid æow rate $ current and æow resistance $ resistance. Draw the electricnetwork analog to the æuid æow system, but label its node voltages and branch currents with the æow system variables. dditionally, state the æuid æow equivalents to KL and KVL. f 1 f 2 p PUMP 1 p LEK 2 f LEK ΣPressures = 0 KVL around a loop ΣFlows = 0 KL at a node,p PUMP p 1 p 2 =0 KV L f 1, f LEK, f 2 =0 KL 4

5 èbè Derive a Thevenin equivalent for the pump and the two sections of pipe, and redraw the analog to the æow system accordingly. The terminal variables for the Thevenin equivalent should be,f LEK and p LEK. Use the Thevenin equivalent to simplify the remaining parts of this problem. f 1 f LEK p PUMP 1 2 p LEK f 2 f LEK TH P TH p LEK flek First of all, we can redraw the circuit in part èaè like the circuit on the left since the leak and 2 are in parallel. Now it should be easy to derive a Thevenin to the left of the terminals. P TH = These values give us the circuit on the right P PUMP TH = 1 k 2 ècè In terms of f LEK and p LEK, graph the æowpressure relation of the Thevenin equivalent network and the leak on the same graph, and indicate the operating point of the æow system. f LEK P TH TH p LEK f = F LEK LEK P LEK P p TH LEK f = LEK TH operating point P TH p LEK The æowpressure relation of the Thevenin network has a negative slope because the terminal variables are,f LEK and p LEK while the plot is f LEK versus p LEK. You can derive the equation for the line by doing a KVL around the Thevenin circuit. 5

6 èdè nalytically determine f LEK and p LEK, and then f 1 and f 2. Substituting the equation for the Thevenin into the equation for the leak we get, f 2 LEK = F 2 LEK P LEK èp TH, TH f LEK è Solving the quadratic equation, f LEK = F 2 LEK TH è 2P LEK s 1 4P THP LEK F 2 LEK 2 TH,1è p LEK = f 2 LEK P F 2 LEK LEK f 2 = p LEK 2 f 1 = f 2 f LEK èeè Determine the power delivered by the pump as it pumps the æuid. Hint: consider the electrical analog of power, and check units. Power = p PUMP æ f 1 This gives us units of ènèm 2 èèm 3 èsè which simpliæes to Nm. Power is work s time is forceènèædistanceèmè where work Problem 32: with gates. This problem studies boolean algebra and the implementation of logic functions èaè For the functions F è; ; è and Gè; ; è speciæed in the following truth table, write a corresponding logic expression. F è; ; è Gè; ; è F = æ æ æ æ æ æ æ æ 6

7 If we simplify F, combining the ærst pair and the second pair, F = æ æ and G = æ æ æ æ æ æ æ æ We can combine the second pair, G = æ æ æ æ æ èbè Implement F è; ; è with 2input NND gates. Hint: Use DeMorgan's laws. Using our simpliæed version of F, DeMorgan's laws, and the fact that a NND gate with X tied into both inputs produces X, F F = è æ è æ è æ è ècè Give an implementation using gates for each of the logic expressions below. lso, write the truth table for expression è èè æ èæd D F è; ; ; Dè

8 simpliæcation of this expression would be F = è æ æ æ Dè 2. è æ æ DèèD è Using DeMorgan's laws, the fact that X æ X = 0, the fact that X æ X = X, and the distributive law, F =èædèèd æ æ è F = D æ æ 3. æ D æ æ D Using the fact that X X æ Y = X and DeMorgan's, F = D 4. èè èdèææd Using the fact that X XæY=X Y and DeMorgan's, F = æ D æ 1) D F 2) D F 3) D F 4) D F 8

9 Problem 33: onsider a family of logic gates which operate under the static discipline with the following voltage thresholds: V OL =0:5V,V IL =1:6V,V OH =4:4 V and V IH =3:2V. èaè Graph an inputoutput voltage transfer function of a buæer satisfying the voltage thresholds given above. V O V OH V OL V IL V IH V I ny input below V IL must produce an output less than or equal to V OL and any input above V IH must produce an output greater than or equal to V OH. èbè When transmitting information over a noisy wire, buæers can be used to minimize transmission errors by restoring signal values. onsider the transmission of data over a noisy wire which picks up a maximum of 80 mv symmetric peaktopeak noise per centimeter. How many buæers are needed to transmit a signal over a distance of 2 meters in this noisy environment? 2 meters = 200 cm which translates into 16V of noise peaktopeak centered at 0, meaning our signal could be plus or minus 8 volts from the desired. The smaller noise 8V margin is NM 0 which equals 1.1 volts. is 7 something so we need 8 buæers in 1:1V between the sender and receiver. ècè How large are the 0 and 1 noise margins? Now consider three buæers connected in series and behaving as a single buæer. What are the noise margins for this new buæer? NM 0 = V IL, V OL =1:1V NM 1 = V OH, V IH =1:2V If we look at what happens with a triplebuæer at the sender side and at the receiver side, we realize that the noise margins stay the same. asically this means we are not allowed any more noise during transmission than with a single buæer. If we look at the low noise margin, the minimum voltage the triplebuæer is guaranteed to output for a ëlow" is still V OL = 0.5V èany logic gate under this static disciplineè and likewise, the maximum voltage the receiving triplebuæer is guaranteed to interpret as a ëlow" is still V IL = 1.6V giving us a 0 noise margin of 1.1V 9

10 èdè Using the switchresistor MOSFET model, design an inverter satisfying the static discipline for the above voltage thresholds using an nchannel MOSFET with n =1kæ and V T =1:8V. ecall, on = n èl=w è. ssume V S =5V and 2 for a resistor is 500 æ. Further assume that the area of the inverter is given by the sum of the areas of the MOSFET and the resistor. ssume that the area of a device is approximately L æ W. The inverter should take as little area as possible with minimum size for L or W being 0:5 çm. Graph the inputoutput transfer function of the inverter. What is the total area of the inverter? What is its maximum static power dissipation? asically, we need to sift through the given information to see what is important. When the MOSFET is oæ, there is no current æowing, thus the power dissipated is zero, and the output is just V S. When the MOSFET turns on, the output must become less than or equal to V OL. voltage divider relationship results in the following equations Substituting, V OL ç on L on V S fter lots of algebra, 0:5 ç 1000 L W 1000 L L W W L W æ W L ç 18 If we make each ratio a bit above p 18 or about 4.25 and use the minimum dimension of 0:5 çm, we get the following values for our design MOSFET esistor L =0:5çm and W =2:125 çm L = 2:125 çm and W = 0:5çm T otal rea =2:125 çm 2 on = 235æ L =2:125kæ M aximum Static P ower Dissipation = V 2 S on L =10:6mW 5 V OH V O V OL V T V IL V IH 5 V I 10

11 Problem 34: èaè Give a resistormosfet implementation of the following two logic functions. 1. æ æ æ D Using DeMorgan's laws, we can transform the expression into æ D D L L Output 2. èy æ W èèx æ W èèx æ Y æ W è Using DeMorgan's laws, we can transform the expression into Y æ W X æ W X W Y Y L L X W L Y W X W Output èbè emember that a NND gate can be implemented as a circuit with two nchannel MOSFETs and a pullup resistor L. Let us call it the NND circuit shown below. These NND circuits are used by PennyWise omputer orporation in their computer boards. In one illfated shipment of computer boards, the outputs of a pair of NND circuits get shorted accidentally resulting in the eæective ircuit X shown below. What logic function does ircuit X implement? onstruct its truth table. L D NND circuit NND circuit E NND ircuit ircuit X 11

12 Shorting the two NND circuits is like putting two L 's in parallel above the output line and two pairs of MOSFETS in parallel where each pair is in series. ircuit X should implement the following logic function æ æ D D F è; ; ; Dè ècè If we connect n identical NND circuits together in parallel forming ircuit Y as shown in the ægure below, what is the general form of the logic function it implements? If for each MOSFET, on = 500 æ, L = 100 kæ, and V T = 1V, how many NND circuits can we connect in parallel and still satisfy the static discipline for the voltage thresholds given in Problem 33? I 1 I 2 I 3 I 4 NND circuit NND circuit Out I 2n1 I 2n NND circuit ircuit Y 12

13 The logic function has the following form I 1 æ I 2 I 3 æ I 4 ::: I 2n,1 æ I 2n Taking just one NND gate on, the following must be satisæed V OL ç eq L eq V S We nowhavetwo MOSFETs in series giving us an eq of 1kæ. Our worst case with n circuits would have only 1 of n NND gates on but we can't change the fact that there are n L 's in parallel giving an equivalent of L ènresulting in the following equation. V OL ç eq L =n eq V S Plugging in the values, we see this equation is satisæed for n ç so n =11 èdè We now connect 10 identical NND circuits together and have the resulting ircuit Y satisfy the static discipline for the voltage thresholds in Problem 33 with L = 500 æ. Give speciæcations on the dimensions of the MOSFETs such that total MOSFET area is minimized. s before, assume that the area of a device is L æ W. ssume that n = 1kæ and no resistor dimension or MOSFET gate dimension should be smaller than 0:5 çm. For what inputs does ircuit Y dissipate maximum static power, and what is that power? gain looking at one NND circuit, it must satisfy the following equation where eq =2 on = 2kææ L since there are two MOSFETs in series W V OL ç Substituting the values, we get that W L ç 360 eq L eq V S L =0:5çm and W = 180 çm on = = 25 9 To maximize the static power, we want the equivalent on and L to be as small as possible since P ower Dissipation = V 2 S on L If we turn all inputs on, the equivalent on has 10 pairs of MOSFETs in parallel which gives 0.56æ and the 10 L resistors in parallel gives 50æ. P ower Dissipation =0:49W 13

CHAPTER 4. Circuit Theorems

CHAPTER 4. Circuit Theorems CHAPTER 4 Circuit Theorems The growth in areas of application of electrical circuits has led to an evolution from simple to complex circuits. To handle such complexity, engineers over the years have developed

More information

CIRCUITS AND ELECTRONICS. The Digital Abstraction

CIRCUITS AND ELECTRONICS. The Digital Abstraction 6.002 CIRCUITS AND ELECTRONICS The Digital Abstraction Review Discretize matter by agreeing to observe the lumped matter discipline Lumped Circuit Abstraction Analysis tool kit: KVL/KCL, node method, superposition,

More information

ECE 1311: Electric Circuits. Chapter 2: Basic laws

ECE 1311: Electric Circuits. Chapter 2: Basic laws ECE 1311: Electric Circuits Chapter 2: Basic laws Basic Law Overview Ideal sources series and parallel Ohm s law Definitions open circuits, short circuits, conductance, nodes, branches, loops Kirchhoff's

More information

CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers

CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers 6.00 CIRCUITS AN ELECTRONICS ependent Sources and Amplifiers Review Nonlinear circuits can use the node method Small signal trick resulted in linear response Today ependent sources Amplifiers Reading:

More information

ECE2262 Electric Circuits. Chapter 5: Circuit Theorems

ECE2262 Electric Circuits. Chapter 5: Circuit Theorems ECE2262 Electric Circuits Chapter 5: Circuit Theorems 1 Equivalence Linearity Superposition Thevenin s and Norton s Theorems Maximum Power Transfer Analysis of Circuits Using Circuit Theorems 2 5. 1 Equivalence

More information

ECE2262 Electric Circuits

ECE2262 Electric Circuits ECE2262 Electric Circuits Equivalence Chapter 5: Circuit Theorems Linearity Superposition Thevenin s and Norton s Theorems Maximum Power Transfer Analysis of Circuits Using Circuit Theorems 1 5. 1 Equivalence

More information

Thevenin equivalent circuits

Thevenin equivalent circuits Thevenin equivalent circuits We have seen the idea of equivalency used in several instances already. 1 2 1 2 same as 1 2 same as 1 2 R 3 same as = 0 V same as 0 A same as same as = EE 201 Thevenin 1 The

More information

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS 1.0 Kirchoff s Law Kirchoff s Current Law (KCL) states at any junction in an electric circuit the total current flowing towards that junction is equal

More information

Chapter 4. Techniques of Circuit Analysis

Chapter 4. Techniques of Circuit Analysis Chapter 4. Techniques of Circuit Analysis By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical Engineering, K.N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/electriccircuits1.htm Reference:

More information

Circuit Theorems Overview Linearity Superposition Source Transformation Thévenin and Norton Equivalents Maximum Power Transfer

Circuit Theorems Overview Linearity Superposition Source Transformation Thévenin and Norton Equivalents Maximum Power Transfer Circuit Theorems Overview Linearity Superposition Source Transformation Thévenin and Norton Equivalents Maximum Power Transfer J. McNames Portland State University ECE 221 Circuit Theorems Ver. 1.36 1

More information

Chapter 5 Objectives

Chapter 5 Objectives Chapter 5 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 5 Objectives State and apply the property of linearity State and apply the property of superposition Investigate source transformations Define

More information

1.7 Delta-Star Transformation

1.7 Delta-Star Transformation S Electronic ircuits D ircuits 8.7 Delta-Star Transformation Fig..(a) shows three resistors R, R and R connected in a closed delta to three terminals, and, their numerical subscripts,, and, being opposite

More information

Chapter 5: Circuit Theorems

Chapter 5: Circuit Theorems Chapter 5: Circuit Theorems This chapter provides a new powerful technique of solving complicated circuits that are more conceptual in nature than node/mesh analysis. Conceptually, the method is fairly

More information

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,

More information

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems POLYTECHNIC UNIVERSITY Electrical Engineering Department EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems Modified for Physics 18, Brooklyn College I. Overview of Experiment In this

More information

Study Notes on Network Theorems for GATE 2017

Study Notes on Network Theorems for GATE 2017 Study Notes on Network Theorems for GATE 2017 Network Theorems is a highly important and scoring topic in GATE. This topic carries a substantial weight age in GATE. Although the Theorems might appear to

More information

83a. i 0 = I (2.105) v n = R n i n, 1 n N. (2.102) Next, the application of KCL to either node yields. i 0 + i 1 + i N = 0 (2.103)

83a. i 0 = I (2.105) v n = R n i n, 1 n N. (2.102) Next, the application of KCL to either node yields. i 0 + i 1 + i N = 0 (2.103) example 2.2 an N resistor current divider Now consider the more general current divider having N resistors, as shown in Figure 2.38. It can be analyzed in the same manner as the tworesistor current divider.

More information

Digital Electronics. Part A

Digital Electronics. Part A Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or

More information

CHAPTER FOUR CIRCUIT THEOREMS

CHAPTER FOUR CIRCUIT THEOREMS 4.1 INTRODUCTION CHAPTER FOUR CIRCUIT THEOREMS The growth in areas of application of electric circuits has led to an evolution from simple to complex circuits. To handle the complexity, engineers over

More information

Chapter 5. Department of Mechanical Engineering

Chapter 5. Department of Mechanical Engineering Source Transformation By KVL: V s =ir s + v By KCL: i s =i + v/r p is=v s /R s R s =R p V s /R s =i + v/r s i s =i + v/r p Two circuits have the same terminal voltage and current Source Transformation

More information

E40M Charge, Current, Voltage and Electrical Circuits KCL, KVL, Power & Energy Flow. M. Horowitz, J. Plummer, R. Howe 1

E40M Charge, Current, Voltage and Electrical Circuits KCL, KVL, Power & Energy Flow. M. Horowitz, J. Plummer, R. Howe 1 E40M Charge, Current, Voltage and Electrical Circuits KCL, KVL, Power & Energy Flow M. Horowitz, J. Plummer, R. Howe 1 Reading For Topics In These Slides Chapter 1 in the course reader OR A&L 1.6-1.7 -

More information

Designing Information Devices and Systems I Spring 2018 Homework 7

Designing Information Devices and Systems I Spring 2018 Homework 7 EECS 6A Designing Information Devices and Systems I Spring 08 Homework 7 This homework is due March, 08, at 3:59. Self-grades are due March 5, 08, at 3:59. Submission Format Your homework submission should

More information

CHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS

CHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power

More information

4.10 The CMOS Digital Logic Inverter

4.10 The CMOS Digital Logic Inverter 11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000.

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000. Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 Electronic Circuits Fall 2000 Final Exam Please write your name in the space provided below, and circle

More information

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson Chapter 2 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 2 Objectives Understand symbols and behavior of the following circuit elements: Independent voltage and current sources; Dependent voltage and

More information

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this

More information

Lecture Notes on DC Network Theory

Lecture Notes on DC Network Theory Federal University, Ndufu-Alike, Ikwo Department of Electrical/Electronics and Computer Engineering (ECE) Faculty of Engineering and Technology Lecture Notes on DC Network Theory Harmattan Semester by

More information

Direct-Current Circuits. Physics 231 Lecture 6-1

Direct-Current Circuits. Physics 231 Lecture 6-1 Direct-Current Circuits Physics 231 Lecture 6-1 esistors in Series and Parallel As with capacitors, resistors are often in series and parallel configurations in circuits Series Parallel The question then

More information

Experiment #6. Thevenin Equivalent Circuits and Power Transfer

Experiment #6. Thevenin Equivalent Circuits and Power Transfer Experiment #6 Thevenin Equivalent Circuits and Power Transfer Objective: In this lab you will confirm the equivalence between a complicated resistor circuit and its Thevenin equivalent. You will also learn

More information

Problem Set 4 Solutions

Problem Set 4 Solutions SE 26 igital omputers: Organization and Logical esign Jon Turner Problem Set 4 Solutions 1. Find a minimal logic expression for the NN/NOR circuit shown below. The circuit implements the expression ((()

More information

Static CMOS Circuits

Static CMOS Circuits Static MOS ircuits l onventional (ratio-less) static MOS» overed so far l Ratio-ed logic (depletion load, pseudo nmos) l ass transistor logic ombinational vs. Sequential Logic In Logic ircuit In Logic

More information

1.7 Digital Logic Inverters

1.7 Digital Logic Inverters 11/5/2004 section 1_7 Digital nverters blank 1/2 1.7 Digital Logic nverters Reading Assignment: pp. 40-48 Consider the ideal digital logic inverter. Q: A: H: The deal nverter Q: A: H: Noise Margins H:

More information

Homework 2. Due Friday (5pm), Feb. 8, 2013

Homework 2. Due Friday (5pm), Feb. 8, 2013 University of California, Berkeley Spring 2013 EE 42/100 Prof. K. Pister Homework 2 Due Friday (5pm), Feb. 8, 2013 Please turn the homework in to the drop box located next to 125 Cory Hall (labeled EE

More information

Kirchhoff's Laws and Circuit Analysis (EC 2)

Kirchhoff's Laws and Circuit Analysis (EC 2) Kirchhoff's Laws and Circuit Analysis (EC ) Circuit analysis: solving for I and V at each element Linear circuits: involve resistors, capacitors, inductors Initial analysis uses only resistors Power sources,

More information

VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: Biasing and Small Signal Model VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

More information

Why digital? Overview. Number Systems. Binary to Decimal conversion

Why digital? Overview. Number Systems. Binary to Decimal conversion Why digital? Overview It has the following advantages over analog. It can be processed and transmitted efficiently and reliably. It can be stored and retrieved with greater accuracy. Noise level does not

More information

Multi-loop Circuits and Kirchoff's Rules

Multi-loop Circuits and Kirchoff's Rules 1 of 8 01/21/2013 12:50 PM Multi-loop Circuits and Kirchoff's Rules 7-13-99 Before talking about what a multi-loop circuit is, it is helpful to define two terms, junction and branch. A junction is a point

More information

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW

More information

3.1 Superposition theorem

3.1 Superposition theorem Many electric circuits are complex, but it is an engineer s goal to reduce their complexity to analyze them easily. In the previous chapters, we have mastered the ability to solve networks containing independent

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

Lecture #3. Review: Power

Lecture #3. Review: Power Lecture #3 OUTLINE Power calculations Circuit elements Voltage and current sources Electrical resistance (Ohm s law) Kirchhoff s laws Reading Chapter 2 Lecture 3, Slide 1 Review: Power If an element is

More information

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS Notes for course EE1.1 Circuit Analysis 2004-05 TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS OBJECTIVES 1) To introduce the Source Transformation 2) To consider the concepts of Linearity and Superposition

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 4 120906 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Voltage Divider Current Divider Node-Voltage Analysis 3 Network Analysis

More information

E40M Charge, Current, Voltage and Electrical Circuits. M. Horowitz, J. Plummer, R. Howe 1

E40M Charge, Current, Voltage and Electrical Circuits. M. Horowitz, J. Plummer, R. Howe 1 E40M Charge, Current, Voltage and Electrical Circuits M. Horowitz, J. Plummer, R. Howe 1 Understanding the Solar Charger Lab Project #1 We need to understand how: 1. Current, voltage and power behave in

More information

13.1 Digital Logic Inverters

13.1 Digital Logic Inverters 4/23/2012 section 1_7 Digital nverters 1/1 13.1 Digital Logic nverters Reading Assignment: pp. 1061-1069 Consider the ideal digital logic inverter. Q: deal inverter? How would an ideal inverter behave?

More information

Solution Manual for Modern Digital Electronics

Solution Manual for Modern Digital Electronics Solution Manual for Modern Digital Electronics Third Edition R P Jain HPTER. (a) nalog. The output of a pressure gauge is proportional to the pressure being measured and can assume any value in the given

More information

Electric Current. Note: Current has polarity. EECS 42, Spring 2005 Week 2a 1

Electric Current. Note: Current has polarity. EECS 42, Spring 2005 Week 2a 1 Electric Current Definition: rate of positive charge flow Symbol: i Units: Coulombs per second Amperes (A) i = dq/dt where q = charge (in Coulombs), t = time (in seconds) Note: Current has polarity. EECS

More information

Notes for course EE1.1 Circuit Analysis TOPIC 4 NODAL ANALYSIS

Notes for course EE1.1 Circuit Analysis TOPIC 4 NODAL ANALYSIS Notes for course EE1.1 Circuit Analysis 2004-05 TOPIC 4 NODAL ANALYSIS OBJECTIVES 1) To develop Nodal Analysis of Circuits without Voltage Sources 2) To develop Nodal Analysis of Circuits with Voltage

More information

Chapter 10: Sinusoidal Steady-State Analysis

Chapter 10: Sinusoidal Steady-State Analysis Chapter 10: Sinusoidal Steady-State Analysis 10.1 10.2 10.3 10.4 10.5 10.6 10.9 Basic Approach Nodal Analysis Mesh Analysis Superposition Theorem Source Transformation Thevenin & Norton Equivalent Circuits

More information

Series & Parallel Resistors 3/17/2015 1

Series & Parallel Resistors 3/17/2015 1 Series & Parallel Resistors 3/17/2015 1 Series Resistors & Voltage Division Consider the single-loop circuit as shown in figure. The two resistors are in series, since the same current i flows in both

More information

Sinusoidal Steady State Analysis (AC Analysis) Part II

Sinusoidal Steady State Analysis (AC Analysis) Part II Sinusoidal Steady State Analysis (AC Analysis) Part II Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

KIRCHHOFF S LAWS. Learn how to analyze more complicated circuits with more than one voltage source and numerous resistors.

KIRCHHOFF S LAWS. Learn how to analyze more complicated circuits with more than one voltage source and numerous resistors. KIRCHHOFF S LAWS Lab Goals: Learn how to analyze more complicated circuits with more than one voltage source and numerous resistors. Lab Notebooks: Write descriptions of all of your experiments in your

More information

Pass-Transistor Logic

Pass-Transistor Logic -all 26 Digital tegrated ircuits nnouncements No new homework this week roject phase one due on Monday Midterm 2 next Thursday Review session on Tuesday Lecture 8 Logic Dynamic Logic EE4 EE4 2 lass Material

More information

2.004 Dynamics and Control II Spring 2008

2.004 Dynamics and Control II Spring 2008 MIT OpenCourseWare http://ocwmitedu 00 Dynamics and Control II Spring 00 For information about citing these materials or our Terms of Use, visit: http://ocwmitedu/terms Massachusetts Institute of Technology

More information

Basic Electrical Circuits Analysis ECE 221

Basic Electrical Circuits Analysis ECE 221 Basic Electrical Circuits Analysis ECE 221 PhD. Khodr Saaifan http://trsys.faculty.jacobs-university.de k.saaifan@jacobs-university.de 1 2 Reference: Electric Circuits, 8th Edition James W. Nilsson, and

More information

EE40 Lec 20. MOS Circuits

EE40 Lec 20. MOS Circuits EE40 Lec 20 MOS Circuits eading: Chap. 12 of Hambley Supplement reading on MOS Circuits http://www.inst.eecs.berkeley.edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf Slide 1 Bias circuits OUTLINE Smallsignal

More information

Based on slides/material by. Topic 3-4. Combinational Logic. Outline. The CMOS Inverter: A First Glance

Based on slides/material by. Topic 3-4. Combinational Logic. Outline. The CMOS Inverter: A First Glance ased on slides/material by Topic 3 J. Rabaey http://bwrc.eecs.berkeley.edu/lasses/icook/instructors.html Digital Integrated ircuits: Design Perspective, Prentice Hall D. Harris http://www.cmosvlsi.com/coursematerials.html

More information

Thevenin Norton Equivalencies - GATE Study Material in PDF

Thevenin Norton Equivalencies - GATE Study Material in PDF Thevenin Norton Equivalencies - GATE Study Material in PDF In these GATE 2018 Notes, we explain the Thevenin Norton Equivalencies. Thevenin s and Norton s Theorems are two equally valid methods of reducing

More information

+ - cos ( ω t) V I R 1. V Cos( ω t + φ)

+ - cos ( ω t) V I R 1. V Cos( ω t + φ) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 í Electronic Circuits Homework è10 Handout F98052 Issued 11è10è98 í Due 11è18è98 Exercise 101: Determine

More information

Properties of CMOS Gates Snapshot

Properties of CMOS Gates Snapshot MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)

More information

MAE140 - Linear Circuits - Winter 09 Midterm, February 5

MAE140 - Linear Circuits - Winter 09 Midterm, February 5 Instructions MAE40 - Linear ircuits - Winter 09 Midterm, February 5 (i) This exam is open book. You may use whatever written materials you choose, including your class notes and textbook. You may use a

More information

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE NAME. Section 1 2 3 UNIVERSITY OF LAHORE Department of Computer engineering Linear Circuit Analysis Laboratory Manual 2 Compiled by Engr. Ahmad Bilal

More information

Chapter 10 Instructor Notes

Chapter 10 Instructor Notes G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

More information

Gates. Quiz 1 will cover up to and including this lecture. The book says something about NAND... maybe an in-law. Is he talking about BILL??? 6.

Gates. Quiz 1 will cover up to and including this lecture. The book says something about NAND... maybe an in-law. Is he talking about BILL??? 6. Gates Is he talking about ILL??? The book says something about NND... maybe an in-law. WRD & HLSTED 6.4 NERD KIT Quiz will cover up to and including this lecture 6.4 - Fall 22 9/7/2 L4 - Gates Quick Review

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Circuit Theory I Basic Laws

Circuit Theory I Basic Laws Circuit Theory I Basic Laws Assistant Professor Suna BOLAT Eastern Mediterranean University Electric and electronic department ef2: Anant Agarwaland Jeffrey Lang, course materials for 6.002 Circuits and

More information

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur Module 2 DC Circuit Lesson 5 Node-voltage analysis of resistive circuit in the context of dc voltages and currents Objectives To provide a powerful but simple circuit analysis tool based on Kirchhoff s

More information

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2 EE 4: Introduction to Microelectronic Circuits Spring 8: Midterm Venkat Anantharam 3/9/8 Total Time Allotted : min Total Points:. This is a closed book exam. However, you are allowed to bring two pages

More information

UNIVERSITY F P RTLAND Sch l f Engineering

UNIVERSITY F P RTLAND Sch l f Engineering UNIVERSITY F P RTLAND Sch l f Engineering EE271-Electrical Circuits Laboratory Spring 2004 Dr. Aziz S. Inan & Dr. Joseph P. Hoffbeck Lab Experiment #4: Electrical Circuit Theorems - p. 1 of 5 - Electrical

More information

Chapter 28. Direct Current Circuits

Chapter 28. Direct Current Circuits Chapter 28 Direct Current Circuits Electromotive Force An electromotive force device, or emf device, is a source of constant potential. The emf describes the work done per unit charge and has units of

More information

Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]

Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an N-Switch, the

More information

Electric Circuits I. Midterm #1

Electric Circuits I. Midterm #1 The University of Toledo Section number s5ms_elci7.fm - Electric Circuits I Midterm # Problems Points. 3 2. 7 3. 5 Total 5 Was the exam fair? yes no The University of Toledo Section number s5ms_elci7.fm

More information

Notes on Electric Circuits (Dr. Ramakant Srivastava)

Notes on Electric Circuits (Dr. Ramakant Srivastava) Notes on Electric ircuits (Dr. Ramakant Srivastava) Passive Sign onvention (PS) Passive sign convention deals with the designation of the polarity of the voltage and the direction of the current arrow

More information

ES250: Electrical Science. HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws

ES250: Electrical Science. HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws ES250: Electrical Science HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws Introduction Engineers use electric circuits to solve problems that are important to modern society, such as: 1.

More information

Static CMOS Circuits. Example 1

Static CMOS Circuits. Example 1 Static CMOS Circuits Conventional (ratio-less) static CMOS Covered so far Ratio-ed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,

More information

D C Circuit Analysis and Network Theorems:

D C Circuit Analysis and Network Theorems: UNIT-1 D C Circuit Analysis and Network Theorems: Circuit Concepts: Concepts of network, Active and passive elements, voltage and current sources, source transformation, unilateral and bilateral elements,

More information

Outline. Week 5: Circuits. Course Notes: 3.5. Goals: Use linear algebra to determine voltage drops and branch currents.

Outline. Week 5: Circuits. Course Notes: 3.5. Goals: Use linear algebra to determine voltage drops and branch currents. Outline Week 5: Circuits Course Notes: 3.5 Goals: Use linear algebra to determine voltage drops and branch currents. Components in Resistor Networks voltage source current source resistor Components in

More information

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur Module 2 DC Circuit esson 8 evenin s and Norton s theorems in the context of dc voltage and current sources acting in a resistive network Objectives To understand the basic philosophy behind the evenin

More information

Review of Ohm's Law: The potential drop across a resistor is given by Ohm's Law: V= IR where I is the current and R is the resistance.

Review of Ohm's Law: The potential drop across a resistor is given by Ohm's Law: V= IR where I is the current and R is the resistance. DC Circuits Objectives The objectives of this lab are: 1) to construct an Ohmmeter (a device that measures resistance) using our knowledge of Ohm's Law. 2) to determine an unknown resistance using our

More information

ELECTRICAL THEORY. Ideal Basic Circuit Element

ELECTRICAL THEORY. Ideal Basic Circuit Element ELECTRICAL THEORY PROF. SIRIPONG POTISUK ELEC 106 Ideal Basic Circuit Element Has only two terminals which are points of connection to other circuit components Can be described mathematically in terms

More information

Look over Chapter 26 sections 1-7 Examples 3, 7. Look over Chapter 18 sections 1-5, 8 over examples 1, 2, 5, 8, 9,

Look over Chapter 26 sections 1-7 Examples 3, 7. Look over Chapter 18 sections 1-5, 8 over examples 1, 2, 5, 8, 9, Look over Chapter 26 sections 1-7 Examples 3, 7 Look over Chapter 18 sections 1-5, 8 over examples 1, 2, 5, 8, 9, 1)How to find a current in a wire. 2)What the Current Density and Draft Speed are. 3)What

More information

ECE 342 Solid State Devices & Circuits 4. CMOS

ECE 342 Solid State Devices & Circuits 4. CMOS ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input

More information

EE115C Digital Electronic Circuits Homework #4

EE115C Digital Electronic Circuits Homework #4 EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors

More information

CMOS Technology Worksheet

CMOS Technology Worksheet CMOS Technology Worksheet Concept Inventory: Notes: PFET, NFET: voltage controlled switches CMOS composition rules: complementary pullup and pulldown CMOS gates are naturally inverting t PD and t CD timing

More information

QUIZ 1 SOLUTION. One way of labeling voltages and currents is shown below.

QUIZ 1 SOLUTION. One way of labeling voltages and currents is shown below. F 14 1250 QUIZ 1 SOLUTION EX: Find the numerical value of v 2 in the circuit below. Show all work. SOL'N: One method of solution is to use Kirchhoff's and Ohm's laws. The first step in this approach is

More information

THERE MUST BE 50 WAYS TO FIND YOUR VALUES: AN EXPLORATION OF CIRCUIT ANALYSIS TECHNIQUES FROM OHM S LAW TO EQUIVALENT CIRCUITS

THERE MUST BE 50 WAYS TO FIND YOUR VALUES: AN EXPLORATION OF CIRCUIT ANALYSIS TECHNIQUES FROM OHM S LAW TO EQUIVALENT CIRCUITS THERE MUST BE 50 WAYS TO FIND YOUR VALUES: AN EXPLORATION OF CIRCUIT ANALYSIS TECHNIQUES FROM OHM S LAW TO EQUIVALENT CIRCUITS Kristine McCarthy Josh Pratti Alexis Rodriguez-Carlson November 20, 2006 Table

More information

Kirchhoff's Laws and Maximum Power Transfer

Kirchhoff's Laws and Maximum Power Transfer German Jordanian University (GJU) Electrical Circuits Laboratory Section Experiment Kirchhoff's Laws and Maximum Power Transfer Post lab Report Mahmood Hisham Shubbak / / 8 Objectives: To learn KVL and

More information

DC CIRCUIT ANALYSIS. Loop Equations

DC CIRCUIT ANALYSIS. Loop Equations All of the rules governing DC circuits that have been discussed so far can now be applied to analyze complex DC circuits. To apply these rules effectively, loop equations, node equations, and equivalent

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

University of Alabama Department of Physics and Astronomy. Problem Set 4

University of Alabama Department of Physics and Astronomy. Problem Set 4 University of Alabama Department of Physics and Astronomy PH 26 LeClair Fall 20 Problem Set 4. A battery has an ideal voltage V and an internal resistance r. A variable load resistance R is connected to

More information

Capacitors. Chapter How capacitors work Inside a capacitor

Capacitors. Chapter How capacitors work Inside a capacitor Chapter 6 Capacitors In every device we have studied so far sources, resistors, diodes and transistors the relationship between voltage and current depends only on the present, independent of the past.

More information

Electric Circuits II Sinusoidal Steady State Analysis. Dr. Firas Obeidat

Electric Circuits II Sinusoidal Steady State Analysis. Dr. Firas Obeidat Electric Circuits II Sinusoidal Steady State Analysis Dr. Firas Obeidat 1 Table of Contents 1 2 3 4 5 Nodal Analysis Mesh Analysis Superposition Theorem Source Transformation Thevenin and Norton Equivalent

More information

Network Topology-2 & Dual and Duality Choice of independent branch currents and voltages: The solution of a network involves solving of all branch currents and voltages. We know that the branch current

More information

Homework 1 solutions

Homework 1 solutions Electric Circuits 1 Homework 1 solutions (Due date: 2014/3/3) This assignment covers Ch1 and Ch2 of the textbook. The full credit is 100 points. For each question, detailed derivation processes and accurate

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic

More information

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Apply previously learn circuit techniques to sinusoidal steady-state analysis. Learn how to apply nodal and mesh analysis in the frequency

More information

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic

More information

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015 University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Midterm 1 Monday, September 28 5 problems

More information

Physics 7B-1 (A/B) Professor Cebra. Winter 2010 Lecture 2. Simple Circuits. Slide 1 of 20

Physics 7B-1 (A/B) Professor Cebra. Winter 2010 Lecture 2. Simple Circuits. Slide 1 of 20 Physics 7B-1 (A/B) Professor Cebra Winter 2010 Lecture 2 Simple Circuits Slide 1 of 20 Conservation of Energy Density In the First lecture, we started with energy conservation. We divided by volume (making

More information