# EE M216A.:. Fall Lecture 4. Speed Optimization. Prof. Dejan Marković Speed Optimization via Gate Sizing

Size: px
Start display at page:

Download "EE M216A.:. Fall Lecture 4. Speed Optimization. Prof. Dejan Marković Speed Optimization via Gate Sizing"

Transcription

1 EE M216A.:. Fall 2010 Lecture 4 Speed Optimization Prof. Dejan Marković Speed Optimization via Gate Sizing Gate sizing basics P:N ratio Complex gates Velocity saturation ti Tapering Developing intuition Number of stages vs. fanout Popular inverter chain example Formal approach: logical effort Sizing optimization for speed EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 2 2

2 Basic Gate Sizing Relationships Rise and fall delays are determined by the pull up and pull down strength Besides the dimensions, strength depends on µ, C OX, V T PMOS is weaker because of lower µ P Larger P network than N network Increasing size of gate can reduce delay Inverse (1/) relationship with resistance (and hence delay) BUT it can slow down the gate driving it Proportional () relationship with Capacitance. So be careful! EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 3 3 P:N Ratio for Equal Rise and Fall Delay Good to have roughly equal delays for different transitions Don t need to worry about a worst case sequence Size P s to compensate for mobility C OX, V T, L are roughly the same R DRV 1/ I 1/ µ Make the Pull up and Pull down resistances equal R N /R P = 1 = µ P P /µ N N = kβ, k = mobility ratio, β = P:N ratio P / N = µ N / µ P Approximately the same as making V THL = V DD /2 Easy for an inverter hat about more complex gates? EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 4 4

3 Complex Gate Sizing N stack series devices need N times lower resistance N idth Make worst case strength of each path equal Multi input input transition can result in stronger network Long series stacking is VERY bad A B E.g.: β = A C B C EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 5 5 Accounting for Velocity Saturation Series stacking is actually less velocity saturated If we use R no_stack = (4/3)R stack Adjust the single device size to account for velocity saturation 4/3 A B E.g.: β = /3 A C B C EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 6 6

4 P:N Ratio for Minimum Delay Delay of an inverter chain (2 inverters) to include t plh & t phl in P N P N out P N Let R PDRV ~ R 0 / P µ P, R NDRV ~ R 0 / N µ N, C G ~ C 0 (1+ P / N ) t PD = t D1 + t D2 = R 0 (1/ P µ P + 1/ N µ N ) C 0 (1+ P / N ) τ N (1+1/kβ)(1+β) Min(t PD ): dt PD /dβ = 0 = τ N (1 k/β 2 ) So β = P / N = sqrt(µ N /µ P ) Intuition is that since NMOS has more drive for a given size, it is better to use more NMOS EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 7 7 FO4 Inverter Delay vs. P:N Ratio β Optimal β = sqrt(µ) for minimum delay Curve is relatively flat so not a strong delay tradeoff FO4 inverter delay (τ) β EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 8 8

5 Tapering One observation from Elmore delay is that capacitance closer to the v source has less effect on delay τ delay =R(C 1 1 )+(R 1 +R 2 )(C 2 ) C 1 has less effect on delay than C 2 So taper stacked devices to speed them up Make the bottom ones bigger R 1 R 1 (many occurrences) has less resistance C 3 (multiplying larger R) has smaller capacitance In reality, tapering doesn t win as much because layout is less compact when stacking unequal sized transistors (causing more C) R 2 R 3 out GND C 3 C 2 C 1 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 9 9 Example (1/5): Delay of an N Input AND Function Series stacking: larger devices w/o improving drive strength Greater self loading capacitance e expect that with large number of inputs, it is no longer better to build bigger gates Comparison (approximate) 1 N input NAND gate driving an inverter 2 N/2 input NAND gates driving a NOR gate (to combine) Drive the same output load t PD1 t PD2 N-input β N /f N N /f β N N βf N f N N/2-input β N /f (N/2)( N )/f 2β N N βf N f N Let s analyze building blocks: NAND, NOR, INV EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 10 10

6 Example (2/5): Delay of an N Input NAND Assume C GN/P = C DN/P = C 0 ff/µm NMOS Resistance = R 0 µm NAND, NMOS size is N N / f For N inputs, R 1 = R 2 = = R 0 /(N N /f) C 1 = C 2 = = C N = NC 0 N /f N inputs NMOS width = N N /f out R C LOAD 1 R N-1 C N-2 C N-1 R N Let β = 2 (t plh = t phl for simplified analysis), NMOS Devices PMOS and Output EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Example (3/5): Delay of Inverter and NOR Inverter R INV = R 0 / N C L_INV = C DIFF + C GATE = C 0 ( N (1+β) + f N (1+β)) For β = 2, t INV = R 0 C 0 (3+3f) 3f) C gate_inv = C 0 ( N (1+β)) Input capacitance of inverter NOR2 R NOR = R 0 / N C L_NOR = C DIFF + C GATE = C 0 ( N (2+2β) + f N (1+β)) For β = 2, t NOR = R 0 C 0 (6+3f) C gate_nor = C 0 ( N (1+2β)) Input capacitance of NOR2 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 12 12

7 Example (4/5): Comparison N input NAND and Inverter N/2 input NAND and NOR N/2 input NAND NMOS width = N/2 N /f Crossover at N = 5 with f = 4 (note the unequal C) EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Example (5/5): Table of Comparison N = 4 t p1 = f (45 for f = 4) t p2 = f (45 for f = 4) N = 6 t p1 = f (60 for f = 4) t p2 = f (53 for f = 4) N = 8 t p1 = f (79 for f = 4) t p2 = f (62 for f = 4) It does not make sense in delay to build large fan In static CMOS gates of fan in greater than 4! EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 14 14

8 Transmission Gate Sizing Attempt to make a T gate have equal pull up and pull down resistance P:N ratio of k is not good for delay: NMOS still has some significant pull up up strength (even if not all the way to V DD ) PMOS has some pull down (but very weak) Using some common numbers R N_DN =R O kω µm, R N_UP =2R O kω µm (2 penalty, weak trans.) R P_UP =2.5R O kω µm, R P_DN =5R O kω µm (2 penalty, weak trans.) Let s try P = N Parallel Up, R TGUP = R N_UP R P_UP =1.1R O Parallel Down, R TGDN = R N_DN R P_DN =0.83R O So, using P / N = 1 is fairly reasonable Actual size may depend on the process technology EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Delay Analysis (So Far) Summary The capacitance and resistance of the devices determine the performance of the circuit Elmore Delay approximation gives initial insight into design Step response, does not account for signal slopes The sizing of the transistors (a first glimpse) Determines the logical threshold Determines the drive strength of the gate as well as the load it presents to the preceding gate which effects the delay Determines the cap. and hence power dissipated by the gate Large fan in gates imply large self loading and gate loading to the preceding gate Better to split into 2 gates when fan in is greater than 4 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 16 16

9 Speed Optimization via Gate Sizing Gate sizing basics P:N ratio Complex gates Velocity saturation ti Tapering Developing intuition Number of stages vs. fanout Popular inverter chain example Formal approach: logical effort Sizing optimization for speed EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Problem Statement Given: An arbitrary logical function A given implementation How do we decide the relative size of each gate? Constraints: C out (load), C in (load presented to input), and maximum delay in 0 C i0 out 0 in 1 C i1 Combinational Logical Network out 1 C o0 C o1 t pd < t pdmax EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 18 18

10 Simplified Problem: Buffering C in N = 0 α 1 0 α 2 0 α N-1 0 Stage 1 Assume β (P:N ratio) = µ (mobility ratio) I PSAT =I NSAT R 0 = Pull down for NMOS with size 0 or PMOS with size β 0 C 0 = Gate capacitance of N+PMOS of size 0, β 0 Ignore Source/Drain & ire Capacitance τ 0 = R 0 C 0 Goal: sizes each of the N stages for minimum delay Delay for stage 1: α 1 C 0 R 0 = α 1 τ 0 Delay for stage 2: α 2 C 0 R 0 /α 1 = α 2 /α 1 τ 0 C out EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Optimal Fanout Fanout of each stage of the inverter chain Stage 1 = α 1, Stage 2 = α 2 / α 1 Assuming that the fanout of each stage is equal, α 0 Let α 1 = α 0, α 2 = α 2 0, α 3 = α 3 0 Let C out = C 0 α 0 N Total Delay = Sum (Delay of stage 1 N) Delay = τ 0 Nα 0 Since C in = C 0 (remember: both C in and C out are given) C out /C in = α 0 N For a given N, the optimal α 0 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 20 20

11 Optimum Number of Stages For an arbitrary N Delay versus Fanout Delay e Min Delay Fan Out Optimum buffer fanout is e (2.718) when the self loading is neglected EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Constant Fanout Per Stage? Intuition: what if we increase the size of 1 stage by (1+ ) R drv reduce 1/(1+ ) C load (previous stage) increases by (1+ ) Delay is summed and dr reduces less quickly than Ci increases So delay would increase if we deviate Mathematically: Delay = τ 0 (α 1 + α 2 /α 1 + α 3 /α 2 + α 4 /α 3 + α 5 /α 4 + ) ddelay/dα 1 = 0 ddelay/dα 2 1 = τ 0 (1 α 2 /α 12 ) So α 1 2 = α 2 ddelay/dα 2 = 0 ddelay/dα 2 = τ 0 (1/α 1 α 3 /α 22 ) So α 2 2 = α 1 α 3, thus α 1 3 = α 3 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 22 22

12 Optimal Buffering with Self Loading Intuition: without self loading Delay decreases proportionally with decreasing the # of stages But increasing fanout increases delay proportionally The two are equal at the optimum # of stages and fanout Intuition: with self loading Increasing fanout no longer increases delay proportionally Delay = R 0 (αc 0 + C sd ) New optimum # of stages would be less and fanout is bigger All equations remain the same except Delay EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Optimal Buffering as fn (Self Loading) The optimum changes with self loading A reasonable number to use for optimal delay is fanout of 4 Delay Delay versus Fanout p=0 p=1 p=2 p=3 p=4 p= Fan Out p = C sd /C 0 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 24 24

13 Buffer Optimization for Energy Delay Optimizing for Energy (Power) doesn t make sense because the optimum will be the smallest possible device size Instead optimize for the best Energy Delay tradeoff Assuming constant fanout rgy Delay Ener x 10 4 Energy Delay versus Fanout Fan Out Assuming FO is constant, α 0 Results in larger FO FO = 5 is pretty reasonable EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide p=0 p=1 p=2 p=3 p=4 p=5 Issue with Optimal Energy Delay Constant fanout is not a good assumption Intuition: Reduce a lot of power by reducing the size of the final driver Large fanout at tthe last stage Reduce fanout of prior stages to compensate Example: C in =1, C out =1000 Equal Fanout Result: 4 stages Stage 1 Stage 2 Stage 3 Stage 4 EDP Equal FO = Unequal FO (tapered FO) (4.8) 23.1 (4.9) (5.4) EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 26 26

14 Ultimately, e will get Here (~Lecture 8) Energy Delay Optimization Gate size, Supply Voltage, Threshold Voltage Energy egy E 0 D (min D) General form: E α D β ED (min EDP), V DD, V th optimization 0 Delay ED 0 (min E) EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Application of Fanout to Logic? hen logic needs to drive a large capacitive load: Fanout ~ 4 hat is fanout? Effective load capacitance driven by the Gate (norm. to C inverter ) Example: NAND gate P =5, N =5 driving 5 equal NAND gates Equivalent Inverter: P =5, N =2.5; Total Gate width = 7.5 Total Load Gate idth = 5*10 = 50 Fanout = 6.6 Try to reorganize logic and add inverters so fanout ~4 hen logic has large N so each stage drives small fanouts: Delay is logic limited so reduce N Balance Fanout so that they are equal OK, but not very systematic EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 28 28

15 Speed Optimization via Gate Sizing Gate sizing basics P:N ratio Complex gates Velocity saturation ti Tapering Developing intuition Number of stages vs. fanout Popular inverter chain example Formal approach: logical effort Sizing optimization for speed EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Concept of Logical Effort Instead of running lots of simulations Simplified: (almost) back of envelope calculations of delay Basic concept: Delay = R gate (C load + C self ) = R gate C load + R gate C self Logical Effort basic equation: d = f + p d is the delay (normalized) f is known as the effort delay p is known as the parasitic delay d = Delay/τ = (R gate C load + R gate C self ) / R 0 C 0 Normalized to the delay of a FO 1inverter(no self load) ith R 0 = R gate, d = fanout + normalized parasitic So f is essentially equivalent to fanout d is a measure that is independent of process, voltage, temp EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 30 30

16 The Logical Effort ay of Thinking Gate delay we used up to now: Another way to write this formula is: EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Now Normalize the Delay Strategy: normalize to the time constant of an inverter Approach 1: normalize to fictitious technology time constant Approach 2: normalize to intrinsic delay of inverter Both formulations exist in the literature e use approach 1 (as in the original logical theory) Doesn t really matter it s just a constant EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 32 32

17 Normalized Delay Strategy: normalize to a time constant of an inverter Approach 1: normalize to fictitious technology time constant Normalized delay: Even simpler: Logical effort terms Logical effort (g) Electrical fanout (h) Parasitic delay (p) EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide The Meaning of Logical Effort Terms Logical effort terms Logical effort (g) Electrical fanout (h) Parasitic delay (p) Intuition Logical effort (g) R on ratio for equal C in C in ratio for equal R on Electrical fanout (h) C out / C in ratio (gate cap only, diffusion counts in the p term) Parasitic delay (p) Ratio of parasitic capacitances for equal R on EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 34 34

18 Calibrating the Model The values for g and p can be extracted from simulation Because, d = g*h+p Simulating the delay of the gate for different loads Drive itself with different multiplication li factor Extract τ using inverter with no self loading (AS, AD, PS, PD = 0) Vary the inputs (and rise/fall) for different g and p Dela ay/τ Gate Intercept is p Slope is g C load /C in EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Logical and Electrical Effort Instead of just d = f + p, let f = gh g = logical effort (of a gate) Cost of implementing logic h = electrical effort Cost of driving a load f= R gate C load /R 0 C 0, p = R gate C self /R 0 C 0 Let R 0 = R inv where R inv = R gate, C 0 = C inv p = C self /C inv, f = C in C load /C in C inv C in is the gate s input capacitance (for the particular input) g = C in /C inv Each gate (and each input of every gate) has different values h = C load /C in Output to input capacitance ratio EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 36 36

19 Typical Simulation Data (*) Normalized dela ay: d effort delay (*) assumes g INV = 1 parasitic delay Electrical effort: g = C out /C in g = 4/3 p= 2 g = 1 d = (4/3)h + 2 p = 1 d = h + 1 d gate = g h + p = effort delay + parasitic delay EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Computing Logical Effort: g g is an unitless inherent characteristic of the gate Not a function of gate size It is a function of the construction of the gate (connection and relative size between transistors) An indication of the cost of implementing the function. Procedure: 1. Choose an input, find total device with driven by that input 2. Find P, the pull up device width of a single device that has equivalent drive strength as a gate s pull up of that input 3. For a reference inv with Equal Rise/Fall, β=µ, with P from Step 3, determine the total gate widths of the inverter devices 4. Divide Step 2 by Step 4 to determine g up 5. Repeat Steps 3 5 for pull down device for g down The two g s would only be different if β of gate is not µ EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 38 38

20 Example: Calculating Logical Effort Def: Logical effort is the ratio of the gate input cap to the input cap of an inverter delivering the same output current NOR2: C in = 5 LE = 5/3 Inverter: C in = 3 LE = 1 (def) Reference NAND2: C in = 4 LE = 4/3 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Example: NOR Gate with β = 3 Common assumptions C gate proportional to Device idth R gate inversely proportional to Device idth For a NOR gate β = µ = 3 Units are not so important Equivalent inverter 12 B P : N = 6:2 C G_INV = 8 12 NOR NOR gate input capacitance A 2 2 Output C G_NOR = 14 Logical Effort = 7/4 Caveat: don t get confused with absolute transistor sizing! EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 40 40

21 Example: Calculating Parasitic Delay Def: Parasitic delay is the ratio of intrinsic cap at the gate output and intrinsic cap at the output of an equivalent inverter NOR2: C int = 6 P = 2 Inverter: C int = 3 P = 1 (def) Reference NAND2: C int = 6 P = 2 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Calculating Parasitic Delay: p Typically given since it depends on C diffusion of a gate Example: assume C S/D =0.5C G =0.5C o For an inverter C self /C inv = p INV = Higher C S/D /C G results in larger p (penalizing delay more). C S/D /C G is often close to 1 A 2 6 Output B A NOR Output NOR Gate C S/DNOR = =16 = 8C o C INV = 4C o p NOR = 2 (2p INV ) Caveat: γ INV is included in p INV (it is not always 1)! EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 42 42

22 Calculating p Including Series Stacking hat about the intermediate nodes? One way to account for them is to use an effective p. For example: NOR pull up of B input R NOR =2*R PMOS. Delay = (R NOR /2)*C 1 + R NOR *C 2 + R NOR *C load Self loading p BUP = [(R NOR /2)*C 1 + R NOR *C 2 ]/(R inv *C inv ) (where R inv =R gate ) p BUP = (C 1 /2+ C 2 )/C inv Using C S/D = 0.5C G C 1 = 6C o (shared) C 2 = 8C o p BUP = 11/4 B A 12 C1 C 1 12 NOR Output 2 2 C 2 Note: this increased accuracy requires different p s for different input AND pull up/down. Simplify by ignoring these nodes (unless otherwise specified) EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Generalize N input NAND 2 2 C 1 =(2N+N)C o N NAND Output N C 2 =NC o C 3 =NC o Output load = 3N N size 2 PMOS=2N 1 size N NMOS = N Intermediate load = N (shared) Total pull down delay T = R(3NC o ) + sum(i=1 N 1){(iR/N)*NC o } d (norm) = 3N + (N 2 /2 N/2) p = (N 2 /2 N/2) Proportional to N 2!!! This is bad news for large series stacking Even worse for PMOS (NOR) Reality is even worse since C GS makes each intermediate node capacitance > NC o EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 44 44

23 A Catalog of Gates Gate Type g for Different number of inputs n Inverter 1 NAND 4/3 5/3 6/3 7/3 (n+2)/3 NOR 5/3 7/3 9/3 11/3 (2n+1)/3 Multiplexer XOR,XNOR Gate Type Parasitic delay Inverter n-input NAND n-input NOR n-way Multiplexer 2-input XOR,XNOR (sym) p inv np inv np inv 2np inv n2 n-1 p inv β = µ = 2 Mux is tri state inverters shorted together. XOR assumes that input is bundled (a,a ) p INV ~ 1 p GATE in this table does not include intermediate nodes. EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Example #1: Ring Oscillator Estimate the frequency of an N stage ring oscillator: D Logical Effort: g = Electrical Effort: h = Parasitic i Delay: p = 1 C out /C in = 1 p inv = 1 gpdk090: t stage = 13ps (TT) Stage Delay: d = g h + p = 2 1 OSC Frequency: f OSC = 2Ndτ = 1 4Nτ EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 46 46

24 Example #2: Fanout of 4 Inverter Estimate the delay of a fanout of 4 (FO4) inverter: D Logical Effort: g = Electrical Effort: h = Parasitic Delay: p = Stage Delay: d = 1 C out /C in = 4 p inv = 1 g h + p = 5 gpdk090: t FO4 = 33ps (TT) EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide Example #3: Gate Delays Delay of the path from A to B where β = µ = 2 and p INV =1 g G1 = 4/3, p G1 =2, C IN_G1 =8 g G2 = 5/3, p G2 =2, C IN_G2 =15 g G3 = 4, p G3 =4, C IN_G3 =30 C IN_G4 =15 h G1 = (C IN_G2 +C IN_G3 )/C IN_G1 = 5.625, h G2 = C IN_G4 /C IN_G2 = 1 d G1 = g G1 h G1 +p G1 = 9.5 d G2 = g G2 h G2 +p G2 = 3.66 P : N =20:10 Delay = G 3 P : N =4:4 Normalized A G 1 P : N =10:5 B G 2 G 4 P : N =12:3 EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 48 48

25 Summary Delay and/or power of a logic network depend significantly on the relative sizes of logic gates (not transistors within a gate) Inverter buffering is a simple example of the analysis The analysis leads to ~FO 4 4asbeingoptimalfanout for driving larger capacitive loads To generalize analysis of delay, we introduce logical effort Delay normalized by inverter delay, d = gh + p g and p are characteristics of a logic gate that depends on its structure and does not depend on gate size. May have different g s and p s for different inputs and pull up / pull down Simplifybyusingg g AVG and ignoring C s of intermediate nodes Once a table of g s and p s are created for the catalog of gates, delay can be calculated quickly and easily Next we will look at how to size a network instead of just analyzing it EEM216A.:. Fall 2010 Lecture 4: Speed D. Optimization Markovic / Slide 49 49

### EE M216A.:. Fall Lecture 5. Logical Effort. Prof. Dejan Marković

EE M26A.:. Fall 200 Lecture 5 Logical Effort Prof. Dejan Marković ee26a@gmail.com Logical Effort Recap Normalized delay d = g h + p g is the logical effort of the gate g = C IN /C INV Inverter is sized

### Logical Effort: Designing for Speed on the Back of an Envelope David Harris Harvey Mudd College Claremont, CA

Logical Effort: Designing for Speed on the Back of an Envelope David Harris David_Harris@hmc.edu Harvey Mudd College Claremont, CA Outline o Introduction o Delay in a Logic Gate o Multi-stage Logic Networks

### VLSI Design, Fall Logical Effort. Jacob Abraham

6. Logical Effort 6. Logical Effort Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 207 September 20, 207 ECE Department, University of

### Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational

### C.K. Ken Yang UCLA Courtesy of MAH EE 215B

Decoders: Logical Effort Applied C.K. Ken Yang UCLA yang@ee.ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 6.2.2 (Ratio-ed logic) W&H 6.2.2 Overview We have now gone through the basics of decoders,

### Logical Effort. Sizing Transistors for Speed. Estimating Delays

Logical Effort Sizing Transistors for Speed Estimating Delays Would be nice to have a back of the envelope method for sizing gates for speed Logical Effort Book by Sutherland, Sproull, Harris Chapter 1

### Lecture 8: Logic Effort and Combinational Circuit Design

Lecture 8: Logic Effort and Combinational Circuit Design Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q Logical Effort q Delay in a Logic Gate

### Very Large Scale Integration (VLSI)

Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay

### EE115C Digital Electronic Circuits Homework #6

Problem 1 Sizing of adder blocks Electrical Engineering Department Spring 2010 EE115C Digital Electronic Circuits Homework #6 Solution Figure 1: Mirror adder. Study the mirror adder cell (textbook, pages

### EE 447 VLSI Design. Lecture 5: Logical Effort

EE 447 VLSI Design Lecture 5: Logical Effort Outline Introduction Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary EE 4475: VLSI Logical Design Effort

### Static CMOS Circuits. Example 1

Static CMOS Circuits Conventional (ratio-less) static CMOS Covered so far Ratio-ed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,

### Lecture 6: Logical Effort

Lecture 6: Logical Effort Outline Logical Effort Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary Introduction Chip designers face a bewildering array

### Lecture 8: Combinational Circuit Design

Lecture 8: Combinational Circuit Design Mark McDermott Electrical and Computer Engineering The University of Texas at ustin 9/5/8 Verilog to Gates module mux(input s, d0, d, output y); assign y = s? d

### ECE429 Introduction to VLSI Design

ECE429 Introduction to VLSI Design Lecture 5: LOGICAL EFFORT Erdal Oruklu Illinois Institute of Technology Some of these slides have been adapted from the slides provided by David Harris, Harvey Mudd College

### EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time

### Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor

### Lecture 5. Logical Effort Using LE on a Decoder

Lecture 5 Logical Effort Using LE on a Decoder Mark Horowitz Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 00 by Mark Horowitz Overview Reading Harris, Logical Effort

### EE115C Digital Electronic Circuits Homework #5

EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56-147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors

### Interconnect (2) Buffering Techniques. Logical Effort

Interconnect (2) Buffering Techniques. Logical Effort Lecture 14 18-322 Fall 2002 Textbook: [Sections 4.2.1, 8.2.3] A few announcements! M1 is almost over: The check-off is due today (by 9:30PM) Students

### Lecture 12 CMOS Delay & Transient Response

EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology

### Properties of CMOS Gates Snapshot

MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)

### Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: 1st Order RC Delay Models. Review: Two-Input NOR Gate (NOR2)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 14: March 1, 2016 Combination Logic: Ratioed and Pass Logic Lecture Outline! CMOS Gates Review " CMOS Worst Case Analysis! Ratioed Logic Gates!

### Lecture 7 Circuit Delay, Area and Power

Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:

### Using MOS Models. C.K. Ken Yang UCLA Courtesy of MAH EE 215B

Using MOS Models C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 5.4 W&H 4.2 Background In the past two lectures we have reviewed the iv and CV curves for MOS devices, both

-Spring 2004 Digital Integrated ircuits Lecture 15 Logical Effort Pass Transistor Logic 1 dministrative Stuff First (short) project to be launched next Th. Overall span: 1 week Hardware lab this week Hw

### Integrated Circuits & Systems

Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 16 CMOS Combinational Circuits - 2 guntzel@inf.ufsc.br

### Digital Integrated Circuits A Design Perspective

igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational

### EECS 151/251A Homework 5

EECS 151/251A Homework 5 Due Monday, March 5 th, 2018 Problem 1: Timing The data-path shown below is used in a simple processor. clk rd1 rd2 0 wr regfile 1 0 ALU REG 1 The elements used in the design have

### and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

### The CMOS Inverter: A First Glance

The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V

### ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.

### Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded

### CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed

### Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!

### Logic Effort Revisited

Logic Effort Revisited Mark This note ill take another look at logical effort, first revieing the asic idea ehind logical effort, and then looking at some of the more sutle issues in sizing transistors..0

### 9/18/2008 GMU, ECE 680 Physical VLSI Design

ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design

### Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance

### Lecture 6: DC & Transient Response

Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins

### EE 434 Lecture 33. Logic Design

EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X

### DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is

### Introduction to CMOS VLSI Design. Lecture 5: Logical Effort. David Harris. Harvey Mudd College Spring Outline

Introduction to CMOS VLSI Design Lecture 5: Logical Effort David Harris Harve Mudd College Spring 00 Outline Introduction Dela in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages

### 5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1

5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design

### Lecture 1: Gate Delay Models

High Speed CMOS VLSI Design Lecture 1: Gate Delay Models (c) 1997 David Harris 1.0 Designing for Speed on the Back of an Envelope Custom IC design is all about speed. For a small amount of money, one synthesize

EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay

### 7. Combinational Circuits

7. Combinational Circuits Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 25, 2017 ECE Department, University of Texas

### Dynamic operation 20

Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69

### COMP 103. Lecture 16. Dynamic Logic

COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03

### CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411

### EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW

### Name: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 205 Midterm Wednesday, November 4 Point values

### ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 3, 2016 Combination Logic: Ratioed & Pass Logic, and Performance Lecture Outline! CMOS NOR2 Worst Case Analysis! Pass Transistor

### CMOS Transistors, Gates, and Wires

CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006

### Digital Microelectronic Circuits ( )

Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,

### VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large

### Lecture 6: Circuit design part 1

Lecture 6: Circuit design part 6. Combinational circuit design 6. Sequential circuit design 6.3 Circuit simulation 6.4. Hardware description language Combinational Circuit Design. Combinational circuit

### ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler

### MOSFET and CMOS Gate. Copy Right by Wentai Liu

MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max

### ECE321 Electronics I

ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman Zarkesh-Ha Office: ECE Bldg. 30B Office hours: Tuesday :00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 CMOS

### CPE/EE 427, CPE 527 VLSI Design I L18: Circuit Families. Outline

CPE/EE 47, CPE 57 VLI Design I L8: Circuit Families Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe57-05f

### Homework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout

0/6/06 Homework # Lecture 8, 9: Sizing and Layout of omplex MOS Gates Reading: hapter 4, sections 4.3-4.5 October 3 & 5, 06 hapter, section.5.5 Prof. R. Iris ahar Weste & Harris vailable on course webpage

### EE213, Spr 2017 HW#3 Due: May 17 th, in class. Figure 1

RULES: Please try to work on your own. Discussion is permissible, but identical submissions are unacceptable! Please show all intermediate steps: a correct solution without an explanation will get zero

### ENEE 359a Digital VLSI Design

SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay

### EE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

EE 330 Lecture 37 Digital Circuits Other Logic Families Static Power Dissipation Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates) Review from Last Time Inverter

### Introduction to CMOS VLSI Design. Logical Effort B. Original Lecture by Jay Brockman. University of Notre Dame Fall 2008

Introduction to CMOS VLSI Design Logical Effort Part B Original Lecture b Ja Brockman Universit of Notre Dame Fall 2008 Modified b Peter Kogge Fall 2010,2011,2015, 2018 Based on lecture slides b David

### CPE/EE 427, CPE 527 VLSI Design I Pass Transistor Logic. Review: CMOS Circuit Styles

PE/EE 427, PE 527 VLI Design I Pass Transistor Logic Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: MO ircuit

### Lecture 4: DC & Transient Response

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide

### EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this

### EE141Microelettronica. CMOS Logic

Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

### CMOS logic gates. João Canas Ferreira. March University of Porto Faculty of Engineering

CMOS logic gates João Canas Ferreira University of Porto Faculty of Engineering March 2016 Topics 1 General structure 2 General properties 3 Cell layout João Canas Ferreira (FEUP) CMOS logic gates March

### COMBINATIONAL LOGIC. Combinational Logic

COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic

### Interconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003

Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18-322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:00-4:20PM, place: in class

### THE INVERTER. Inverter

THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

### Chapter 4. Digital Integrated Circuit Design I. ECE 425/525 Chapter 4. CMOS design can be realized meet requirements from

Digital Integrated Circuit Design I ECE 425/525 Professor R. Daasch Depar tment of Electrical and Computer Engineering Portland State University Portland, OR 97207-0751 (daasch@ece.pdx.edu) http://ece.pdx.edu/~ecex25

### EE141-Fall 2012 Digital Integrated Circuits. Announcements. Homework #3 due today. Homework #4 due next Thursday EECS141 EE141

EE4-Fall 0 Digital Integrated Circuits Lecture 7 Gate Delay and Logical Effort nnouncements Homework #3 due today Homework #4 due next Thursday Class Material Last lecture Inverter delay optimization Today

### CHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS

CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power

### ΗΜΥ 307 ΨΗΦΙΑΚΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ Εαρινό Εξάμηνο 2018

ΗΜΥ 307 ΨΗΦΙΑΚΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ Εαρινό Εξάμηνο 2018 ΔΙΑΛΕΞΗ 11: Dynamic CMOS Circuits ΧΑΡΗΣ ΘΕΟΧΑΡΙΔΗΣ (ttheocharides@ucy.ac.cy) (ack: Prof. Mary Jane Irwin and Vijay Narayanan) [Προσαρμογή από

### CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit

### ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

### ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.

### ECE 342 Electronic Circuits. Lecture 34 CMOS Logic

ECE 34 Electronic Circuits Lecture 34 CMOS Logic Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 De Morgan s Law Digital Logic - Generalization ABC... ABC...

### MOS Transistor Theory

MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

### Advanced VLSI Design Prof. A. N. Chandorkar Department of Electrical Engineering Indian Institute of Technology- Bombay

Advanced VLSI Design Prof. A. N. Chandorkar Department of Electrical Engineering Indian Institute of Technology- Bombay Lecture - 04 Logical Effort-A Way of Designing Fast CMOS Circuits (Contd.) Last time,

### Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]

Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an N-Switch, the

### EE371 - Advanced VLSI Circuit Design

EE371 - Advanced VLSI Circuit Design Midterm Examination May 1999 Name: No. Points Score 1. 20 2. 24 3. 26 4. 20 TOTAL / 90 In recognition of and in the spirit of the Stanford University Honor Code, I

### COMP 103. Lecture 10. Inverter Dynamics: The Quest for Performance. Section 5.4.2, What is this lecture+ about? PERFORMANCE

COMP 103 Lecture 10 Inverter Dynamics: The Quest for Performance Section 5.4.2, 5.4.3 [All lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated

### E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast

### Lecture 9: Combinational Circuit Design

Lecture 9: Combinational Circuit Design Outline Bubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates Skewed Gates Best P/N ratio 0: Combinational Circuits CMOS VLSI Design

### The Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic

Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Inverter Revised from Digital Integrated Circuits, Jan M. Rabaey el, 2003 Propagation Delay CMOS

### Lecture 16: Circuit Pitfalls

Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution

### Chapter 11. Inverter. DC AC, Switching. Layout. Sizing PASS GATES (CHPT 10) Other Inverters. Baker Ch. 11 The Inverter. Introduction to VLSI

Chapter 11 Inverter DC AC, Switching Ring Oscillator Dynamic Power Dissipation Layout LATCHUP Sizing PASS GATES (CHPT 10) Other Inverters Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky;

### Chapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter

Chapter 5 The Inverter V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov.12 03 Objective of This Chapter Use Inverter to know basic CMOS Circuits Operations Watch for performance Index such as Speed (Delay calculation)

### High-to-Low Propagation Delay t PHL

High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to

### Integrated Circuits & Systems

Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter

### EE115C Digital Electronic Circuits Homework #4

EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors

### ENEE 359a Digital VLSI Design

SLIDE 1 ENEE 359a Digital VLSI Design Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay s CSE477 slides

### Homework Assignment #3 EE 477 Spring 2017 Professor Parker , -.. = 1.8 -, 345 = 0 -

Homework Assignment #3 EE 477 Spring 2017 Professor Parker Note:! " = \$ " % &' ( ) * ),! + = \$ + % &' (, *,, -.. = 1.8 -, 345 = 0 - Question 1: a) (8%) Define the terms V OHmin, V IHmin, V ILmax and V

### Errata of K Introduction to VLSI Systems: A Logic, Circuit, and System Perspective

Errata of K13126 Introduction to VLSI Systems: A Logic, Circuit, and System Perspective Chapter 1. Page 8, Table 1-1) The 0.35-µm process parameters are from MOSIS, both 0.25-µm and 0.18-µm process parameters

### Announcements. EE141- Spring 2003 Lecture 8. Power Inverter Chain

- Spring 2003 Lecture 8 Power Inverter Chain Announcements Homework 3 due today. Homework 4 will be posted later today. Special office hours from :30-3pm at BWRC (in lieu of Tuesday) Today s lecture Power