256K X 16 BIT LOW POWER CMOS SRAM

Size: px

Start display at page:

Download "256K X 16 BIT LOW POWER CMOS SRAM"

Vivian Carroll
5 years ago
Views:

1 Revision History 256K x16 bit Low Power CMOS Static RAM Revision No History Date Remark 1.0 Initial Issue January 2011 Preliminary 2.0 updated DC operating character table May 2016 Alliance Memory Inc. 511 Taylor Way, San Carlos, CA TEL: (650) FAX: (650) Alliance Memory Inc. reserves the right to change products or specification without notice Alliance Memory Inc. Page 1 of 13

2 FEATURES GENERAL DESCRIPTION Process Technology : 0.18µm Full CMOS The families are fabricated by Alliance Memory Organization : 256K x 16 bit advanced full CMOS process technology. The families support Power Supply Voltage : 2.7V ~ 3.6V industrial temperature range and Chip Scale Package for user Low Data Retention Voltage : 1.5V(Min.) flexibility of system design. The families also support low data Three state output and TTL Compatible retention voltage for battery back-up operation with low data Package Type : VFBGA-48, 44-TSOP2 retention current. PRODUCT FAMILY Product Family Operating Temperature Industrial (-40 ~ 85 C) Vcc Range Speed 2. Typical values are measured at Vcc=3.3V, TA=25 C and not 100% tested. FUNCTIONAL BLOCK DIAGRAM Power Dissipation Standby (I SB1, Typ.) Operating (I SB1.Max.) 2.7 ~ 3.6V 45 ns 0.25 µa 2) 3 ma PKG Type KGD VFBGA TSOP2 Pre-charge Circuit A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 Row Select Memory Array 2048 x 2048 VCC VSS DQ0 ~ DQ7 DQ8 ~ DQ15 Data Cont Data Cont I/O Circuit Column Select A11 A12 A13 A14 A15 A16 A17 WE OE UB LB Control Logic Alliance Memory Inc. Page 2 of 13

3 PIN CONFIGURATIONS VFBGA-48 : Top view(ball down) 44 - TSOP2 : Top view A LB OE A0 A1 A2 NC B DQ8 UB A3 A4 DQ0 C DQ9 DQ10 A5 A6 DQ1 DQ2 D VSS DQ11 A17 A7 DQ3 VCC E VCC DQ12 NC A16 DQ4 VSS F DQ14 DQ13 A14 A15 DQ5 DQ6 G DQ15 NC A12 A13 WE DQ7 H NC A8 A9 A10 A11 NC A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 DQ3 VCC VSS DQ4 DQ5 DQ6 DQ7 WE A17 A16 A15 A14 A TSOP A5 A6 A7 OE UB LB DQ15 DQ14 DQ13 DQ12 VSS VCC DQ11 DQ10 DQ9 DQ8 NC A8 A9 A10 A11 A12 PIN DESCRIPTION Name Function Name Function Chip Select input VCC Power Supply OE Output Enable input VSS Ground WE Write Enable input UB Upper Byte (DQ8~DQ15) A0~A17 Address inputs LB Lower Byte (DQ0~DQ7) DQ0~DQ15 Data inputs/outputs NC No Connection Alliance Memory Inc. Page 3 of 13

4 ABSOLUTE MAXIMUM RATINGS 1) Parameter Symbol Ratings Unit Voltage on Any Pin Relative to Vss V IN, V OUT -0.2 to 4.0 V Voltage on Vcc supply relative to Vss V CC -0.2 to 4.0 V Power Dissipation P D 1.0 W Operating Temperature T A -40 to 85 o C 1. Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability. FUNCTIONAL DESCRIPTION OE WE LB UB DQ0~7 DQ8~15 Mode Power H X X X X Deselected Stand by X X X H H Deselected Stand by L H H L X Output Disabled Active L H H X L Output Disabled Active L L H L H Data Out Lower Byte Read Active L L H H L Data Out Upper Byte Read Active L L H L L Data Out Data Out Word Read Active L X L L H Data In Lower Byte Write Active L X L H L Data In Upper Byte Write Active L X L L L Data In Data In Word Write Active NOTE : X means don t care. (Must be low or high state) Alliance Memory Inc. Page 4 of 13

5 RECOMMENDED DC OPERATING CONDITIONS 1) Parameter Symbol Min Typ Max Unit Supply voltage V CC V Ground V SS V Input high voltage V IH V CC ) V Input low voltage V IL ) V 1. TA= -40 to 85 o C, otherwise specified 2. Overshoot: VCC +2.0 V in case of pulse width < 20ns 3. Undershoot: -2.0 V in case of pulse width < 20ns 4. Overshoot and undershoot are sampled, not 100% tested. CAPACITANCE 1) (f =1MHz, T A =25 o C) Item Symbol Test Condition Min Max Unit Input capacitance C IN V IN =0V - 8 pf Input/Ouput capacitance C IO V IO =0V - 10 pf 1. Capacitance is sampled, not 100% tested. DC AND OPERATING CHARACTERISTI Parameter Symbol Test Conditions Min Typ Max Unit Input leakage current I LI V IN =V SS to V CC -1-1 A Output leakage current I LO =V IH or OE=V IH or WE=V IL or LB=UB=V IH V IO =V SS to V CC -1-1 A Operating power supply I CC I IO =0mA, =V IL, V IN =V IH or V IL ma Average operating current I CC1 I CC2 Cycle time=1 s, 100% duty, I IO =0mA, <0.2V, LB<0.2V or/and UB<0.2V, V IN <0.2V or V IN >V CC -0.2V Cycle time = Min, I IO =0mA, 100% duty, =V IL, LB=V IL or/and UB=V IL, V IN =V IL or V IH ma 45ns ma Output low voltage V OL I OL = 2.1mA V Output high voltage V OH I OH = -1.0mA V Standby Current (TTL) I SB =V IH, Other inputs=v IH or V IL ma Standby Current (CMOS) I SB1 (Typ. condition : V CC 25 o C) >V -0.2V, Other inputs = 0~V CC CC (Max. condition : V CC 85 o C) 1. Typical values are measured at Vcc=3.3V, T A =25 o C and not 100% tested. LL LF ) 4 A Alliance Memory Inc. Page 5 of 13

6 AC OPERATING CONDITIONS Test Conditions (Test Load and Test Input/Output Reference) Input Pulse Level : 0.4 to 2.2V Input Rise and Fall Time : 5ns Input and Output reference Voltage : 1.5V Output Load (See right) : CL 1) = 100pF+ 1 TTL(70ns), CL 1) = 30pF + 1 TTL(45ns/55ns) 1. Inc ding scope and Jig capacitance 2. 1=3070 R 2 = TM=2.8V 4. L = 5pF + 1 TTL (measurement with tlz, tolz, thz, tohz, twhz) READ CYCLE (V cc =2.7 to 3.6V, Gnd = 0V, T A = -40 o C to +85 o C) CL 1) V TM 3) R 1 2) R 2 2) Parameter Symbol Min 45ns Max Read cycle time t RC 45 - ns Unit Address access time t AA - 45 ns Chip select to output t CO - 45 ns Output enable to valid output t OE - 20 ns UB, LB acess time t BA 20 ns Chip select to low-z output t LZ 10 - ns UB, LB enable to low-z output t BLZ 5 - ns Output enable to low-z output t OLZ 5 - ns Chip disable to high-z output t HZ 0 20 ns UB, LB disable to high-z output t BHZ 0 20 ns Output disable to high-z output t OHZ 0 20 ns Output hold from address change t OH 10 - ns WRITE CYCLE (V cc =2.7 to 3.6V, Gnd = 0V, T A = -40 o C to +85 o C) Parameter Symbol Min 45ns Max Unit Write cycle time t WC 45 - ns Chip select to end of write t CW 35 - ns Address setup time t AS 0 - ns Address valid to end of write t AW 35 - ns UB, LB valid to end of write t BW 35 - ns Write pulse width t WP 35 - ns Write recovery time t WR 0 - ns Write to ouput high-z t WHZ 0 20 ns Data to write time overlap t DW ns Data hold from write time t DH 0 - ns End write to output low-z t OW 5 - ns Alliance Memory Inc. Pag 6 of 13

7 TIMING DIAGRAMS TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, =OE=V IL, WE=V IH, UB or/and LB = V IL ) Address t RC t OH t AA Data Out Previous Data Valid Data Valid TIMING WAVEFORM OF READ CYCLE(2) (WE = V IH ) Address t RC t AA t OH t CO UB,LB t BA t HZ OE t OE t BHZ Data Out t OLZ Data Valid t OHZ t BLZ t LZ NOTES (READ CYCLE) 1. t HZ and t OHZ are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels. 2. At any given temperature and voltage condition, t HZ (Max.) is less than t LZ (Min.) both for a given device and from device to device interconnection. Alliance Memory Inc. Page 7 of 13

8 TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled) Address t WC t CW (2) t WR (4) t AW UB,LB t BW t WP (1) WE t AS (3) t DW t DH Data in Data Valid t WHZ t OW Data out Data Undefined TIMING WAVEFORM OF WRITE CYCLE(2) ( Controlled) Address t WC tas(3) t CW (2) t WR (4) t AW UB,LB t BW t WP (1) WE Data in t DW Data Valid t DH Data out Alliance Memory Inc. Page 8 of 13

9 TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled) Address t WC t CW (2) t WR (4) t AW UB,LB t BW t AS (3) t WP (1) WE t DW t DH Data in Data Valid Data out NOTES (WRITE CYCLE) 1. A write occurs during the overlap(t WP ) of low and low WE. A write begins when goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when goes high and WE goes high. The t WP is measured from the beginning of write to the end of write. 2. t CW is measured from the going low to end of write. 3. t AS is measured from the address valid to the beginning of write. 4. t WR is measured from the end or write to the address change. t WR applied in case a write ends as or WE going high. Alliance Memory Inc. Page 9 of 13

10 DATA RETENTION CHARACTERISTI Parameter Symbol Test Condition Min Typ 2) Max Unit V CC for Data Retention V DR I SB1 Test Condition (Chip Disabled) 1) V Data Retention Current I DR V CC =1.5V, I SB1 Test Condition (Chip Disabled) 1) A Chip Deselect to Data Retention Time t SDR See data retention wave form Operation Recovery Time t RDR t RC - - ns NOTES 1. See the I SB1 measurement condition of datasheet page Typical values are measured at T A =25 o C and not 100% tested. DATA RETENTION WAVE FORM t SDR Data Retention Mode t RDR V cc 2.7V 2.2V V DR GND > Vcc-0.2V Alliance Memory Inc. Page 10 of 13

11 Alliance Memory Inc. Page 11 of 13

12 VFBGA 48 BALLS (6X7X1 0.75mm ball pitch) Unit: millimeters X D Y A1 CORNER A1 CORNER e/2 A B C E E1 D E 7X e F G H 48X b 1) 0.1 Z e/2 5X e 0.15 M Z X 0.08 M D1 DETAIL K 3) 0.1 Z (A3) M M A (A2) 0.08 Z Min. NOR. Max. A A A REF NOTES. A1 DETAIL K 2) Z SEATING PLANE A REF b D 6 BSC E 7 BSC e 0.75 BSC 1). DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z. 2). DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 3). PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE. D1 E BSC 5.25 BSC Alliance Memory Inc. Page 12 of 13

13 Ordering Information Alliance Organization VCC Range Package Operating Temp Speed ns -45ZIN 256K x ~ 3.6V 44-TSOP2 Industrial (-40 ~ 85 C) 45-45BIN 256K x ~ 3.6V VFBGA-48 Industrial (-40 ~ 85 C) 45 Part Numbering System AS6C 4016A -45 X X N low power SRAM prefix Device Number 40 = 4M 16 = x16 Access Time Package Option 44pin TSOP II 48ball TFBGA Temperature Range I = Industrial (-40 to + 85 C) N = Lead Free RoHS compliant part Alliance Memory Inc. Page 13 of 13

High Speed Super Low Power SRAM

High Speed Super Low Power SRAM Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, 2005 2.1 2.2 Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, 2005