EE 330 Lecture 25. Amplifier Biasing (precursor) TwoPort Amplifier Model


 James McCormick
 1 years ago
 Views:
Transcription
1 EE 330 Lecture 25 Amplifier Biasing (precursor) TwoPort Amplifier Model
2 Review from Last Lecture Exam Schedule Exam 2 Friday March 24
3 Review from Last Lecture Graphical Analysis and Interpretation 2 OX Device Model (family of curves) I  1 DQ GS T DS I D μ C W 2L GS6 DD R 1 M 1 GS5 IN (t) GS4 SS GS3 GS2 GSQ = SS GS1 DS Saturation region QPoint Load Line μ C W 2L 2 OX I + DQ SS T Signal swing can be maximized by judicious location of Qpoint Often selected to be at middle of load line in saturation region
4 Review from Last Lecture Small Signal Model Simplifications G gs B bs g mb bs g m gs g o i d D ds S Simplification that is often adequate G i d D gs g m gs g o ds S
5 Review from Last Lecture Small Signal Model Simplifications G gs B bs g mb bs g m gs g o i d D ds S Even further simplification that is often adequate G gs S i d g m gs D ds
6 Review from Last Lecture Small Signal BJT Model Summary An equivalent circuit B i b i c C be g π g m be g o ce E g m I CQ t g I CQ β t g o I CQ AF g m g π g o This contains absolutely no more information than the set of smallsignal model equations
7 Review from Last Lecture Small Signal BJT Model Simplifications B i b i c C be g π g m be g o ce E Simplification that is often adequate B i b i c C be g π g m be ce E
8 Review from Last Lecture Gains for MOSFET and BJT Circuits BJT MOSFET DD CC R R 1 IN (t) IN (t) M 1 EE SS A B I R C t A M 2I R DQ SS T IN R For both circuits A R g m IN M 1 R Gains vary linearly with small signal parameter g m Power is often a key resource in the design of an integrated circuit In both circuits, power is proportional to I CQ, I DQ
9 Gains for MOSFET and BJT Circuits BJT MOSFET DD CC R R 1 IN (t) IN (t) M 1  EBQ SS TH EE SS A B I R C t A M 2I R DQ EBQ IN R For both circuits A R g m IN M 1 R For good signal swing at output I CQ R<0.5*( CC  EE ) I DQ R<0.5*( DD  SS )
10 How does g m vary with I DQ? g m 2μC L OX W I DQ aries with the square root of I DQ g m 2I GSQ DQ T 2I DQ EBQ aries linearly with I DQ g m μc L OX W GSQ T Doesn t vary with I DQ
11 How does g m vary with I DQ? All of the above are true but with qualification g m is a function of more than one variable (I DQ ) and how it varies depends upon how the remaining variables are constrained
12 Amplifier Biasing (precursor) CC R 1 out in B C E EE Not convenient to have multiple dc power supplies Q very sensitive to EE
13 Amplifier Biasing (precursor) CC CC =12 R 1 R B =500K R 1 =2K out out in B C E in C 1 =1uF B C E EE Not convenient to have multiple dc power supplies Q very sensitive to EE Compare the smallsignal equivalent circuits of these two structures
14 Amplifier Biasing (precursor) CC CC =12 R 1 R B =500K R 1 =2K out out in B C E in C 1 =1uF B C E EE Compare the smallsignal equivalent circuits of these two structures R 1 R 1 IN IN R B Since Thevenin equivalent circuit in red circle is IN, both circuits have same voltage gain
15 Amplifier Characterization (an example) Determine Q, A, R IN Determine and (t) if IN =.002sin(400t) CC =12 R B =500K R 1 =2K out in C 1 =1uF B C E In the following slides we will analyze this circuit
16 Amplifier Characterization (an example) Biasing Circuit CC =12 R B =500K R 1 =2K IN (t) C=1uF (biasing components: C, R B, CC in this case, all disappear in smallsignal gain circuit) Several different biasing circuits can be used
17 Amplifier Characterization (an example) Biasing Circuit CC =12 R B =500K R 1 =2K IN (t) C=1uF Determine Q and the SS voltage gain, assume β=100
18 Amplifier Characterization (an example) Determine Q CC =12 CC =12 IN (t) R B =500K C=1uF R 1 =2K β=100 R B1 =500K 0.6 I B R 2 =2K βi B Q R B1 =500K CC =12 R 2 =2K dc equivalent circuit I CQ = βi BQ = mA 500K = 12I R =122.3mA 2K 7.4 OUTQ C I B simplified dc equivalent circuit
19 Amplifier Characterization (an example) Determine the SS voltage gain CC =12 i B R B =500K R 1 =2K IN R B g m BE BE g π R 1 IN (t) C=1uF β=100 ss equivalent circuit g R OUT m BE 1 IN R B ss equivalent circuit R 1 A IN BE R g 1 m ICQR1 A  t 2.3mA 2K A m This basic amplifier structure is widely used and repeated analysis serves no useful purpose Have seen this circuit before but will repeat for review purposes
20 Amplifier Characterization (an example) Determine R IN CC =12 R B =500K R 1 =2K i IN i B IN (t) C=1uF β=100 IN R B g m BE BE g π R 1 R IN IN Rin i IN IN R B ss equivalent circuit R 1 Rin RB // r Usually R B >>r π Rin RB // r r R in r I CQ β t
21 Examples Determine and (t) if IN =.002sin(400t) R B =500K CC =12 R 1 =2K out A OUT IN 177 OUT.002sin(400 t ) 0.354sin(400 t ) t +A OUT OUTQ IN in C 1 =1uF B C E sin(400 t) OUT
22 TwoPort Representation of Amplifiers CC =12 R B =500K R 1 =2K IN (t) C=1uF R L R 1 IN R B R L i B IN R B g m BE BE g π R 1 R L TwoPort Network Twoport model representation of amplifiers useful for insight into operation and analysis Internal components to the twoport can be quite complicated but equivalent twoport model is quite simple
23 Twoport representation of amplifiers Amplifiers can be modeled as a twoport for smallsignal operation 1 y 12 2 y 11 y 22 2 y 21 1 Amplifier often unilateral (signal propagates in only one direction: wlog y 12 =0) One terminal is often common 1 y 11 y 22 2 y 21 1
24 Twoport representation of amplifiers 1 y 11 y 22 2 y 21 1 Thevenin equivalent output port often more standard R IN, A, and R OUT often used to characterize the twoport of amplifiers 1 R OUT A 1 R IN 2
25 Amplifier input impedance, output impedance and gain are usually of interest Example 1: Assume amplifier is unilateral R S Why? IN Amplifier R L R S R OUT IN 1 A 1 R IN 2 R L R L R IN OUT RL RIN OUT = A A IN AMP = = A R L +ROUT R S +RIN IN R L +ROUT R S +RIN Can get gain without recondsidering details about components internal to the Amplifier!!! Analysis more involved when not unilateral
26 Amplifier input impedance, output impedance and gain are usually of interest Why? Example 2: Assume amplifiers are unilateral R S IN Amplifier 1 Amplifier 2 Amplifier 3 R L R S R OUT1 R OUT2 R OUT3 IN 11 A 1 11 R IN A 2 12 R IN A 3 31 R IN3 23 R L R L RIN3 RIN2 RIN1 = A A A R L +ROUT3 R OUT2 +RIN3 R OUT1 +RIN2 R S +RIN1 OUT IN OUT RL RIN3 RIN2 RIN1 A AMP = = A3 A2 A1 IN R L +ROUT3 R OUT2 +RIN3 R OUT1 +RIN2 R S +RIN1 Can get gain without recondsidering details about components internal to the Amplifier!!! Analysis more involved when not unilateral
27 Twoport representation of amplifiers Amplifier usually unilateral (signal propagates in only one direction: wlog y 12 =0) One terminal is often common Amplifier parameters often used I 1 I 2 R OUT 1 y 11 y 22 2 y 21 1 y parameters R IN 1 A 1 2 Two Port (Thevenin) Amplifier parameters Amplifier parameters can also be used if not unilateral One terminal is often common I 1 I 2 R IN R OUT 1 y 12 2 y 11 y 22 2 y 21 1 A R 2 1 A 1 2 Two Port (Thevenin) y parameters Amplifier parameters
28 Determination of smallsignal model parameters: y 12 2 y 11 y 22 2 y 21 1 I 1 I 2 R IN R OUT A R 2 Two Port (Thevenin) A 1 In the past, we have determined smallsignal model parameters from the nonlinear port characteristics 1,2, I f f, I 1 2 f y ij i 1 j 2 Q Will now determine smallsignal model parameters for twoport comprised of linear networks Results are identical but latter approach is often much easier
29 TwoPort Equivalents of Interconnected Twoports Example: i 1 i 1A i 2A i 2 1A y 11A y 12A 2A y 21A 1A y 22A 2A 1 i 1B i 2B 2 1B y 11B y 12B 2B y 21B 1B y 22B 2B I 1 I 2 R IN R OUT A R 2 1 A 1 2 Two Port (Thevenin) could obtain twoport in any form often obtain equivalent circuit w/o identifying independent variables Unilateral iff A R =0 TheveninNorton transformations can be made on either or both ports
30 TwoPort Equivalents of Interconnected Twoports Example: i 1 i 1A i 2A i 2 1A y 11A y 12A 2A y 21A 1A y 22A 2A R XX I 1B I 2B 1 R 1 1B 2B R B g21b2b g12b1b g11b g22b 2 Two Port (Norton) i 1C v 1C Hparameters (Hybrid Parameters) h i h v 1C 11C 1C 12C 2C h 22 h i i1 v 2 21C C 2 C C C i 2C v 2C Linear Two Port I 1 I 2 R IN R OUT A R 2 1 A 1 2 Two Port (Thevenin)
31 RB i1c v1c R1 Hparameters (Hybrid Parameters) 1 C h11 C i1 C h12 Cv2C i 2C h21 C i1 C h22 Cv 2C Linear Two Port i2c v2c I1B 1B g11b g21b2b g12b1b Two Port (Norton) RXX g22b I2B 2B Determination of twoport model parameters (One method will be discussed here) i1a y12a2a 1A y11a y21a1a y22a i2a 2A A method of obtaining R in test i test i 1 1 R in i 2 A vr2 R o A v01 2 Terminate the output in a shortcircuit 1 AR i Rin Rin A0 1 i2 1 2 R0 R0 i i test test R in i test test
32 RB i1c v1c R1 Hparameters (Hybrid Parameters) 1 C h11 C i1 C h12 Cv2C i 2C h21 C i1 C h22 Cv 2C Linear Two Port i2c v2c I1B 1B g11b g21b2b g12b1b Two Port (Norton) RXX g22b I2B 2B Determination of twoport model parameters i1a 1A y11a y12a2a y21a1a y22a i2a 2A A method of obtaining A 0 test i 1 1 R in i 2 A vr2 R o A v01 2 outtest Terminate the output in an opencircuit 1 AR i1 1 2 Rin Rin A0 1 i2 1 2 R0 R0 i test outtest A outtest 0 test
33 RB i1c v1c R1 Hparameters (Hybrid Parameters) 1 C h11 C i1 C h12 Cv2C i 2C h21 C i1 C h22 Cv 2C Linear Two Port i2c v2c I1B 1B g11b g21b2b g12b1b Two Port (Norton) RXX g22b I2B 2B i1a i2a 1A y11a y22a 2A Determination of twoport model parameters y12a2a y21a1a A method of obtaining R 0 i 1 1 R in i 2 A vr2 R o A v01 2 i test test Terminate the input in a shortcircuit 1 AR i1 1 2 Rin Rin A0 1 i2 1 2 R0 R0 1 0 R 0 i test test
34 RB i1c v1c R1 Hparameters (Hybrid Parameters) 1 C h11 C i1 C h12 Cv2C i 2C h21 C i1 C h22 Cv 2C Linear Two Port i2c v2c I1B 1B g11b g21b2b g12b1b Two Port (Norton) RXX g22b I2B 2B Determination of twoport model parameters i1a i2a A method of obtaining A R 1A y11a y12a2a y21a1a y22a 2A outtest i 1 1 R in i 2 A vr2 R o A v01 2 test Terminate the input in an opencircuit 1 AR i1 1 2 Rin Rin A0 1 i2 1 2 R0 R0 i1 0 A outtest R test
35 Determination of Amplifier TwoPort Parameters Input and output parameters are obtained in exactly the same way, only distinction is in the notation used for the ports. Methods given for obtaining amplifier parameters R in, R OUT and A for unilateral networks are a special case of the nonunilateral analysis by observing that A R =0. In some cases, other methods for obtaining the amplifier paramaters are easier than what was just discussed
36 Examples Biasing Circuit CC =12 R B1 =50K R 2 =2K IN (t) C=1uF R B2 =10K R 1 =0.5K Determine Q and the SS voltage gain (A ), assume β=100 (A is one of the smallsignal model parameters for this circuit)
37 Examples CC =12 CC =12 R B1 =50K R 2 =2K R B1 =50K C=1uF R 2 =2K IN (t) C=1uF R B2 =10K R 1 =0.5K IN (t) R B2 =10K R 1 =0.5K IN R B 10K//50K R 1 0.5K R 2 2K Determine Q and the SS voltage gain (A ), assume β=100 (A is one of the smallsignal model parameters for this circuit)
38 Examples Determine Q CC =12 CC =12 R B1 =50K I BB R 2 =2K Q IN (t) R B1 =50K C=1uF B R B2 =10K I BB I B R 2 =2K R 1 =0.5K β=100 B 0.6 R B2 =10K R 1 =0.5K I B βi B dc equivalent circuit CC =12 This circuit is most practical when I B <<I BB With this assumption, R B1 =50K B R B2 =10K R 2 =2K I Q BB I B simplified R 1 =0.5K dc equivalent circuit RB2 B = R B1+R B B I CQ = I EQ = = = 2.8mA R 1.5K OUTQ C =12I R = 6.4 Note: This Qpoint is nearly independent of the characteristics of the nonlinear BJT!
39 Examples Determine SS voltage gain CC =12 R B1 =50K R 2 =2K IN (t) i B R 1 =0.5K R 2 =2K IN (t) C=1uF B R B2 =10K I BB I B R 1 =0.5K β=100 IN (t) i B BE g π R B =10K//50K g m BE 8.3K R 1 =0.5K R 2 =2K This voltage gain is nearly independent of the characteristics of the nonlinear BJT! This is a fundamentally different amplifier structure It can be shown that this is slightly nonunilateral A g R OUT m BE 2 R g +g IN BE 1 BE m R2gm BE R2gm R g +g R g +g 1 BE 1 BE m 1 m A R g R g R R 2 m 2 1 m 1
40 Examples Biasing Circuit CC =12 R B1 =50K R 2 =2K C 1 =1uF IN (t) R B2 =10K R 1 =0.5K C 2 =100uF Determine Q, R IN, R OUT,and the SS voltage gain, and A R assume β=100
41 Examples CC =12 R B1 =50K R 2 =2K CC =12 C 1 =1uF IN (t) R B1 =50K C 1 =1uF R B2 =10K R 2 =2K R 1 =0.5K C 2 =100uF IN R B2 =10K R 1 C 2 0.5K 100uF R IN R OUT IN A R 2 R 1 A 1 0.5K Two Port (Thevenin) Determine Q, R IN, R OUT,and the SS voltage gain, and A R ; assume β=100 (A, R IN, R OUT, and A R are the smallsignal model parameters for this circuit)
42 Examples Determine Q CC =12 R B1 =50K R 2 =2K This is the same as the previous circuit! C 1 =1uF OUTQ = 6.4 IN (t) R B2 =10K CC =12 R 1 =0.5K C 2 =100uF 5.6 I CQ = 2.8mA 2K R B1 =50K R 2 =2K I BB Q B R B2 =10K I B R 1 =0.5K Note: This Qpoint is nearly independent of the characteristics of the nonlinear BJT! The dc equivalent circuit
43 Examples Determine the SS voltage gain CC =12 This is the same as another previousprevious circuit! IN (t) R B1 =50K C 1 =1uF R B2 =10K R 2 =2K R 1 =0.5K C 2 =100uF A g R m 2 I A  R CQ 2 t IN R B1 //R B2 R A m The SS equivalent circuit Note: This Gain is nearly independent of the characteristics of the nonlinear BJT!
44 IN (t) Examples R B1 =50K C 1 =1uF R B2 =10K CC =12 R 2 =2K R 1 =0.5K Determination of R IN β=100 C 2 =100uF The SS equivalent circuit R B1 //R B2 R 2 IN i IN i b i c IN be g π g m be g o ce R 2 R B1 //R B2 R R //R //r r IN B1 B2 π π 1 1 I CQ 2.8mA r π = 928 βt m RIN R B1//R B2 //rπ rπ 930
45 Examples Determination of R OUT R B1 =50K CC =12 R 2 =2K The SS equivalent circuit R B1 //R B2 IN (t) C 1 =1uF R B2 =10K R 1 =0.5K β=100 C 2 =100uF IN R 2 i b i c i TEST be g π g m be g o ce R 2 TEST R B1 //R B2 R TEST OUT =R 2//ro i TEST 1 1 ICQ 2.8mA 1 ro 1.4E5 71K AF 200 R R //r R OUT 2 o 2 2K
46 Examples Determine A R CC =12 The SS equivalent circuit R B1 =50K R 2 =2K R B1 //R B2 IN (t) C 1 =1uF R B2 =10K R 1 =0.5K β=100 C 2 =100uF IN R 2 i b i c TEST be g π g m be g o ce R 2 TEST R B1 //R B2 TEST =0 A R 0
47 Determination of smallsignal twoport representation CC =12 R B1 =50K R 2 =2K IN (t) C 1 =1uF R B2 =10K R 1 =0.5K C 2 =100uF 1 R OUT A 1 R IN 2 A 215 RIN rπ 930 ROUT R2 2 This is the same basic amplifier that was considered many times K
48 End of Lecture 25 End of Slide 30
EE 330 Lecture 25. Amplifier Biasing (precursor) TwoPort Amplifier Model
EE 330 Lecture 25 Amplifier Biasing (precursor) TwoPort Amplifier Model Amplifier Biasing (precursor) V CC R 1 V out V in B C E V EE Not convenient to have multiple dc power supplies Q very sensitive
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationEE 435. Lecture 2: Basic Op Amp Design.  Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op Amp Design  Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in openloop
More informationEE 330 Lecture 33. Cascaded Amplifiers HighGain Amplifiers Current Source Biasing
EE 330 Lecture 33 Cascaded Amplifiers HighGain Amplifiers Current Source Biasing Review from Last Time Can use these equations only when small signal circuit is EXACTLY like that shown!! Review from Last
More informationEE 435. Lecture 2: Basic Op Amp Design.  Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op mp Design  Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in openloop applications
More informationEE 435. Lecture 3 Spring Design Space Exploration with applications to singlestage amplifier design
EE 435 Lecture 3 Spring 2016 Design Space Exploration with applications to singlestage amplifier design 1 Review from last lecture: Singleended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC baseemitter voltage (note: normally plot vs. base current, so we must return to EbersMoll): I C I S e V BE V th I S e V th
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationEE 435. Lecture 3 Spring Design Space Exploration with applications to singlestage amplifier design
EE 435 ecture 3 Spring 2019 Design Space Exploration with applications to singlestage amplifier design 1 Review from last lecture: Singleended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: nchannel MOSFET Source Gate L Drain W L EFF Poly Gate oxide nactive psub depletion region (electrically
More informationBipolar Junction Transistor (BJT)  Introduction
Bipolar Junction Transistor (BJT)  Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationEE 330 Lecture 25. Small Signal Modeling
EE 330 Lecture 25 Small Signal Modeling Review from Last Lecture Amplification with Transistors From Wikipedia: Generall, an amplifier or simpl amp, is an device that changes, usuall increases, the amplitude
More informationThe CommonEmitter Amplifier
c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The CommonEmitter Amplifier Basic Circuit Fig. shows the circuit diagram
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX =  4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationID # NAME. EE255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationChapter7. FET Biasing
Chapter7. J configurations Fixed biasing Self biasing & Common Gate Voltage divider MOS configurations Depletiontype Enhancementtype JFET: Fixed Biasing Example 7.1: As shown in the figure, it is the
More informationLecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER
Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multistage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier
More informationElectronics II. Midterm #2
The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm  StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm
More informationEE 230 Lecture 21. Nonlinear Op Amp Applications. Nonlinear analysis methods Comparators with Hysteresis
EE 230 Lecture 2 Nonlinear Op Amp Applications Nonlinear analysis methods Comparators with Hysteresis Quiz 5 Plot the transfer charactristics of the following circuit. Assume the op amp has =2 and SATL
More informationEE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors
EE 330 Lecture 31 urrent Source Biasing urrent Sources and Mirrors eview from Last Lecture Basic mplifier Gain Table DD DD DD DD in B E out in B E out E B BB in E out in B E E out in 2 D Q EE SS E/S /D
More informationChapter 13 SmallSignal Modeling and Linear Amplification
Chapter 13 SmallSignal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 131 Chapter Goals Understanding of concepts related to: Transistors
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationElectronics II. Midterm #1
The University of Toledo EECS:3400 Electronics I su3ms_elct7.fm Section Electronics II Midterm # Problems Points. 5. 6 3. 9 Total 0 Was the exam fair? yes no The University of Toledo su3ms_elct7.fm Problem
More informationA twoport network is an electrical network with two separate ports
5.1 Introduction A twoport network is an electrical network with two separate ports for input and output. Fig(a) Single Port Network Fig(b) Two Port Network There are several reasons why we should study
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A  β β VXX Q 2
More informationChapter 9 Frequency Response. PART C: High Frequency Response
Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cutoff frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance
More informationEE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate
33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Twoport representation of aplifiers plifiers can be odeled as a twoport y 2 2 y y 22
More informationCHAPTER.4: Transistor at low frequencies
CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationSection 1: Common Emitter CE Amplifier Design
ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationTransistor Characteristics and A simple BJT Current Mirror
Transistor Characteristics and A simple BJT Current Mirror Currentoltage (I) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics Lena Peterson 20151013 Outline (1) Why is the CMOS inverter gain not infinite? Largesignal
More informationEE 435. Lecture 16. Compensation Systematic TwoStage Op Amp Design
EE 435 Lecture 6 Compensation Systematic TwoStage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closedloop poles lie
More informationJunction Bipolar Transistor. Characteristics Models Datasheet
Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,
More informationChapter 2  DC Biasing  BJTs
Objectives Chapter 2  DC Biasing  BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More informationChapter 5. BJT AC Analysis
Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model commonemitter fixedbias voltagedivider bias emitterbias & emitterfollower commonbase configuration Transistor
More informationChapter 2.  DC Biasing  BJTs
Chapter 2.  DC Biasing  BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU  Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU  Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,
More informationElectronics II. Midterm II
The University of Toledo f4ms_elct7.fm  Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm  Problem 7 points Given in
More informationEE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design
EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an nchannel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth
More informationECE 145A/218A Power Amplifier Design Lectures. Power Amplifier Design 1
Power Amplifiers; Part 1 Class A Device Limitations Large signal output match Define efficiency, poweradded efficiency Class A operating conditions Thermal resistance We have studied the design of smallsignal
More informationBipolar junction transistors
Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationEE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods
EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1
More informationThevenin equivalent circuits
Thevenin equivalent circuits We have seen the idea of equivalency used in several instances already. 1 2 1 2 same as 1 2 same as 1 2 R 3 same as = 0 V same as 0 A same as same as = EE 201 Thevenin 1 The
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationESE319 Introduction to Microelectronics. Output Stages
Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationElectronics II. Midterm #2
The University of Toledo EECS:3400 Electronics I su4ms_elct7.fm Section Electronics II Midterm # Problems Points. 8. 7 3. 5 Total 0 Was the exam fair? yes no The University of Toledo su4ms_elct7.fm Problem
More informationECE Analog Integrated Circuit Design  II P.E. Allen
Lecture 290 Feedback Analysis using Return Ratio (3/20/02) Page 2901 LECTURE 290 FEEDBACK CIRCUIT ANALYSIS USING RETURN RATIO (READING: GHLM 599613) Objective The objective of this presentation is: 1.)
More informationEE 321 Analog Electronics, Fall 2013 Homework #8 solution
EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various
More informationElectric Circuit Theory
Electric Circuit Theory Nam Ki Min nkmin@korea.ac.kr 01094192320 Chapter 18 TwoPort Circuits Nam Ki Min nkmin@korea.ac.kr 01094192320 Contents and Objectives 3 Chapter Contents 18.1 The Terminal Equations
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: Email: info@madeeasy.in Ph: 04546 CLASS TEST 089 ELECTCAL ENGNEENG Subject
More informationI. Frequency Response of Voltage Amplifiers
I. Frequency Response of Voltage Amplifiers A. CommonEmitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o >, r oc >, R L > Find V BIAS such that I C
More information1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)
HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn
More informationEE 435. Lecture 22. Offset Voltages
EE 435 Lecture Offset Voltages . Review from last lecture. Offset Voltage Definition: The inputreferred offset voltage is the differential dc input voltage that must be applied to obtain the desired output
More informationLecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen
Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:
More information7. DESIGN OF ACCOUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING
à 7. DESIGN OF ACCOUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING Figure. AC coupled common emitter amplifier circuit ü The DC Load Line V CC = I CQ + V CEQ + R E I EQ I EQ = I CQ + I BQ I
More informationStudy Notes on Network Theorems for GATE 2017
Study Notes on Network Theorems for GATE 2017 Network Theorems is a highly important and scoring topic in GATE. This topic carries a substantial weight age in GATE. Although the Theorems might appear to
More informationESE319 Introduction to Microelectronics. BJT Biasing Cont.
BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007.
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 Circuits & Electronics Spring 2007 Quiz #2 25 April 2007 Name: There are 20 pages in this quiz, including
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L  CC A 100
More informationElectronic Devices and Circuits Lecture 18  Single Transistor Amplifier Stages  Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationECE343 Test 2: Mar 21, :008:00, Closed Book. Name : SOLUTION
ECE343 Test 2: Mar 21, 2012 6:008:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationEE 330 Lecture 14. Devices in Semiconductor Processes. Diodes Capacitors MOSFETs
EE 330 Lecture 14 Devices in Semiconuctor Processes Dioes Capacitors MOSFETs Reminer: Exam 1 Friay Feb 16 Stuents may bring one page of notes (front an back) but no electronic ata storage or remote access
More informationLecture 11: JFET and MOSFET
ENE 311 Lecture 11: JFET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.
More informationSOME USEFUL NETWORK THEOREMS
APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem
More informationThe Gradual Channel Approximation for the MOSFET:
6.01  Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for nonideal transistor behavior Incremental output port resistance Incremental changes
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i  v o V DD v bs  v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs  C
More informationEECS 105: FALL 06 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 23:30 Wednesday December 13, 12:303:30pm EECS 105: FALL 06 FINAL NAME Last
More informationEE 435. Lecture 22. Offset Voltages Common Mode Feedback
EE 435 Lecture Offset Voltages Common Mode Feedback Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V ICQ Definition: The output offset
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU  Control and Automation Dept. 1 7 DC BIASING FETS (CONT D)
KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 1 7 DC BIASING FETS (CONT D) Most of the content is from the textbook: Electronic devices and circuit theory, Robert
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) OPEN BOOK Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture4 Biasing
More informationNotes for course EE1.1 Circuit Analysis TOPIC 10 2PORT CIRCUITS
Objectives: Introduction Notes for course EE1.1 Circuit Analysis 45 Reexamination of 1port subcircuits Admittance parameters for port circuits TOPIC 1 PORT CIRCUITS Gain and port impedance from port
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, DITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationEE 330 Lecture 15. Devices in Semiconductor Processes. Diodes Capacitors MOSFETs
EE 330 Lecture 15 evices in Semiconuctor Processes ioes Capacitors MOSFETs Review from Last Lecture Basic evices an evice Moels Resistor ioe Capacitor MOSFET BJT Review from Last Lecture Review from Last
More informationEE 330 Lecture 30. Basic amplifier architectures
33 Lecture 3 asic aplifier architectures asic plifier Structures MOS and ipolar Transistors oth have 3 priary terinals MOS transistor has a fourth terinal that is generally considered a parasitic D terinal
More information320ampmodels.tex Page 1 ECE 320. Amplifier Models. ECE Linear Active Circuit Design
320ampmodels.tex Page 1 ECE 320 Amplifier Models ECE 320 Linear Active Circuit Design 320ampmodels.tex Page 2 2Port Networks A 2port network is any circiut with two pairs of wires connecting to the outside
More informationCHAPTER 4. Circuit Theorems
CHAPTER 4 Circuit Theorems The growth in areas of application of electrical circuits has led to an evolution from simple to complex circuits. To handle such complexity, engineers over the years have developed
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationDEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:
UNIT VII IASING & STAILIZATION AMPLIFIE:  A circuit that increases the amplitude of given signal is an amplifier  Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics  I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics  Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationMicroelectronic Devices and Circuits Lecture 13  Linear Equivalent Circuits  Outline Announcements Exam Two 
6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large
More informationEE201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) 2V (4) 1V (5) 1V (6) None of above
EE201, Review Probs Test 1 page1 Spring 98 EE201 Review Exam I Multiple Choice (5 points each, no partial credit.) 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) 2V (4) 1V (5) 1V (6)
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationEE 230 Lecture 25. Waveform Generators.  Sinusoidal Oscillators The WeinBridge Structure
EE 230 Lecture 25 Waveform Generators  Sinusoidal Oscillators The WeinBridge Structure Quiz 9 The circuit shown has been proposed as a sinusoidal oscillator. Determine the oscillation criteria and the
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationReview  Differential Amplifier Basics Difference and commonmode signals: v ID
6.012 Microelectronic Devices and Circuits Lecture 20 DiffAmp Anal. I: Metrics, Max. Gain Outline Announcements Announcements D.P.: No Early effect in large signal analysis; just LECs. Lec. 21 foils useful;
More informationChargeStorage Elements: BaseCharging Capacitance C b
ChargeStorage Elements: BaseCharging Capacitance C b * Minority electrons are stored in the base  this charge q NB is a function of the baseemitter voltage * base is still neutral... majority carriers
More informationRIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIBR T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIBR T7 Session 089 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
More informationESE319 Introduction to Microelectronics Common Emitter BJT Amplifier
Common Emitter BJT Amplifier 1 Adding a signal source to the single power supply bias amplifier R C R 1 R C V CC V CC V B R E R 2 R E Desired effect addition of bias and signal sources Starting point 
More information